Parent Directory | Revision Log
Links to HEAD: | (view) (annotate) |
Sticky Revision: |
0.4.4
++ trunk/HISTORY (local) $Id: HISTORY,v 1.1480 2007/02/19 01:34:42 debug Exp $ 20061029 Changing usleep(1) calls in the debugger to usleep(10000) 20061107 Adding a new disk image option (-d o...) which sets the ISO9660 filesystem base offset; also making some other hacks to allow NetBSD/dreamcast and homebrew demos/games to boot directly from a filesystem image. Moving Dreamcast-specific stuff in the documentation to its own page (dreamcast.html). Adding a border to the Dreamcast PVR framebuffer. 20061108 Adding a -T command line option (again?), for halting the emulator on unimplemented memory accesses. 20061109 Continuing on various SH4 and Dreamcast related things. The emulator should now halt on more unimplemented device accesses, instead of just printing a warning, forcing me to actually implement missing stuff :) 20061111 Continuing on SH4 and Dreamcast stuff. Adding a bogus Landisk (SH4) machine mode. 20061112 Implementing some parts of the Dreamcast GDROM device. With some ugly hacks, NetBSD can (barely) mount an ISO image. 20061113 NetBSD/dreamcast now starts booting from the Live CD image, but crashes randomly quite early on in the boot process. 20061122 Beginning on a skeleton interrupt.h and interrupt.c for the new interrupt subsystem. 20061124 Continuing on the new interrupt system; taking the first steps to attempt to connect CPUs (SuperH and MIPS) and devices (dev_cons and SH4 timer interrupts) to it. Many things will probably break from now on. 20061125 Converting dev_ns16550, dev_8253 to the new interrupt system. Attempting to begin to convert the ISA bus. 20061130 Incorporating a patch from Brian Foley for the configure script, which checks for X11 libs in /usr/X11R6/lib64 (which is used on some Linux systems). 20061227 Adding a note in the man page about booting from Dreamcast CDROM images (i.e. that no external kernel is needed). 20061229 Continuing on the interrupt system rewrite: beginning to convert more devices, adding abort() calls for legacy interrupt system calls so that everything now _has_ to be rewritten! Almost all machine modes are now completely broken. 20061230 More progress on removing old interrupt code, mostly related to the ISA bus + devices, the LCA bus (on AlphaBook1), and the Footbridge bus (for CATS). And some minor PCI stuff. Connecting the ARM cpu to the new interrupt system. The CATS, NetWinder, and QEMU_MIPS machine modes now work with the new interrupt system :) 20061231 Connecting PowerPC CPUs to the new interrupt system. Making PReP machines (IBM 6050) work again. Beginning to convert the GT PCI controller (for e.g. Malta and Cobalt emulation). Some things work, but not everything. Updating Copyright notices for 2007. 20070101 Converting dev_kn02 from legacy style to devinit; the 3max machine mode now works with the new interrupt system :-] 20070105 Beginning to convert the SGI O2 machine to the new interrupt system; finally converting O2 (IP32) devices to devinit, etc. 20070106 Continuing on the interrupt system redesign/rewrite; KN01 (PMAX), KN230, and Dreamcast ASIC interrupts should work again, moving out stuff from machine.h and devices.h into the corresponding devices, beginning the rewrite of i80321 interrupts, etc. 20070107 Beginning on the rewrite of Eagle interrupt stuff (PReP, etc). 20070117 Beginning the rewrite of Algor (V3) interrupts (finally changing dev_v3 into devinit style). 20070118 Removing the "bus" registry concept from machine.h, because it was practically meaningless. Continuing on the rewrite of Algor V3 ISA interrupts. 20070121 More work on Algor interrupts; they are now working again, well enough to run NetBSD/algor. :-) 20070122 Converting VR41xx (HPCmips) interrupts. NetBSD/hpcmips can be installed using the new interrupt system :-) 20070123 Making the testmips mode work with the new interrupt system. 20070127 Beginning to convert DEC5800 devices to devinit, and to the new interrupt system. Converting Playstation 2 devices to devinit, and converting the interrupt system. Also fixing a severe bug: the interrupt mask register on Playstation 2 is bitwise _toggled_ on writes. 20070128 Removing the dummy NetGear machine mode and the 8250 device (which was only used by the NetGear machine). Beginning to convert the MacPPC GC (Grand Central) interrupt controller to the new interrupt system. Converting Jazz interrupts (PICA61 etc.) to the new interrupt system. NetBSD/arc can be installed again :-) Fixing the JAZZ timer (hardcoding it at 100 Hz, works with NetBSD and it is better than a completely dummy timer as it was before). Converting dev_mp to the new interrupt system, although I haven't had time to actually test it yet. Completely removing src/machines/interrupts.c, cpu_interrupt and cpu_interrupt_ack in src/cpu.c, and src/include/machine_interrupts.h! Adding fatal error messages + abort() in the few places that are left to fix. Converting dev_z8530 to the new interrupt system. FINALLY removing the md_int struct completely from the machine struct. SH4 fixes (adding a PADDR invalidation in the ITLB replacement code in memory_sh.c); the NetBSD/dreamcast LiveCD now runs all the way to the login prompt, and can be interacted with :-) Converting the CPC700 controller (PCI and interrupt controller for PM/PPC) to the new interrupt system. 20070129 Fixing MACE ISA interrupts (SGI IP32 emulation). Both NetBSD/ sgimips' and OpenBSD/sgi's ramdisk kernels can now be interacted with again. 20070130 Moving out the MIPS multi_lw and _sw instruction combinations so that they are auto-generated at compile time instead. 20070131 Adding detection of amd64/x86_64 hosts in the configure script, for doing initial experiments (again :-) with native code generation. Adding a -k command line option to set the size of the dyntrans cache, and a -B command line option to disable native code generation, even if GXemul was compiled with support for native code generation for the specific host CPU architecture. 20070201 Experimenting with a skeleton for native code generation. Changing the default behaviour, so that native code generation is now disabled by default, and has to be enabled by using -b on the command line. 20070202 Continuing the native code generation experiments. Making PCI interrupts work for Footbridge again. 20070203 More native code generation experiments. Removing most of the native code generation experimental code, it does not make sense to include any quick hacks like this. Minor cleanup/removal of some more legacy MIPS interrupt code. 20070204 Making i80321 interrupts work again (for NetBSD/evbarm etc.), and fixing the timer at 100 Hz. 20070206 Experimenting with removing the wdc interrupt slowness hack. 20070207 Lowering the number of dyntrans TLB entries for MIPS from 192 to 128, resulting in a minor speed improvement. Minor optimization to the code invalidation routine in cpu_dyntrans.c. 20070208 Increasing (experimentally) the nr of dyntrans instructions per loop from 60 to 120. 20070210 Commenting out (experimentally) the dyntrans_device_danger detection in memory_rw.c. Changing the testmips and baremips machines to use a revision 2 MIPS64 CPU by default, instead of revision 1. Removing the dummy i960, IA64, x86, AVR32, and HP PA-RISC files, the PC bios emulation, and the Olivetti M700 (ARC) and db64360 emulation modes. 20070211 Adding an "mp" demo to the demos directory, which tests the SMP functionality of the testmips machine. Fixing PReP interrupts some more. NetBSD/prep now boots again. 20070216 Adding a "nop workaround" for booting Mach/PMAX to the documentation; thanks to Artur Bujdoso for the values. Converting more of the MacPPC interrupt stuff to the new system. Beginning to convert BeBox interrupts to the new system. PPC603e should NOT have the PPC_NO_DEC flag! Removing it. Correcting BeBox clock speed (it was set to 100 in the NetBSD bootinfo block, but should be 33000000/4), allowing NetBSD to start without using the (incorrect) PPC_NO_DEC hack. 20070217 Implementing (slow) AltiVec vector loads and stores, allowing NetBSD/macppc to finally boot using the GENERIC kernel :-) Updating the documentation with install instructions for NetBSD/macppc. 20070218-19 Regression testing for the release. ============== RELEASE 0.4.4 ==============
++ trunk/HISTORY (local) $Id: HISTORY,v 1.1264 2006/06/25 11:08:04 debug Exp $ 20060624 Replacing the error-prone machine type initialization stuff with something more reasonable. Finally removing the old "cpu_run" kludge; moving around stuff in machine.c and emul.c to better suit the dyntrans system. Various minor dyntrans cleanups (renaming translate_address to translate_v2p, and experimenting with template physpages). 20060625 Removing the speed hack which separated the vph entries into two halves (code vs data); things seem a lot more stable now. Minor performance hack: R2000/R3000 cache isolation now only clears address translations when going into isolation, not when going out of it. Fixing the MIPS interrupt problems by letting mtc0 immediately cause interrupts. ============== RELEASE 0.4.0.1 ==============
++ trunk/HISTORY (local) $Id: HISTORY,v 1.1121 2006/02/18 21:03:08 debug Exp $ 20051126 Cobalt and PReP now work with the 21143 NIC. Continuing on Alpha dyntrans things. Fixing some more left-shift-by-24 to unsigned. 20051127 Working on OpenFirmware emulation; major cleanup/redesign. Progress on MacPPC emulation: NetBSD detects two CPUs (when running with -n 2), framebuffer output (for text) works. Adding quick-hack Bandit PCI controller and "gc" interrupt controller for MacPPC. 20051128 Changing from a Bandit to a Uni-North controller for macppc. Continuing on OpenFirmware and MacPPC emulation in general (obio controller, and wdc attached to the obio seems to work). 20051129 More work on MacPPC emulation (adding a dummy ADB controller). Continuing the PCI bus cleanup (endianness and tag composition) and rewriting all PCI controllers' access functions. 20051130 Various minor PPC dyntrans optimizations. Manually inlining some parts of the framebuffer redraw routine. Slowly beginning the conversion of the old MIPS emulation into dyntrans (but this will take quite some time to get right). Generalizing quick_pc_to_pointers. 20051201 Documentation update (David Muse has made available a kernel which simplifies Debian/DECstation installation). Continuing on the ADB bus controller. 20051202 Beginning a rewrite of the Zilog serial controller (dev_zs). 20051203 Continuing on the zs rewrite (now called dev_z8530); conversion to devinit style. Reworking some of the input-only vs output-only vs input-output details of src/console.c, better warning messages, and adding a debug dump. Removing the concept of "device state"; it wasn't really used. Changing some debug output (-vv should now be used to show all details about devices and busses; not shown during normal startup anymore). Beginning on some SPARC instruction disassembly support. 20051204 Minor PPC updates (WALNUT skeleton stuff). Continuing on the MIPS dyntrans rewrite. More progress on the ADB controller (a keyboard is "detected" by NetBSD and OpenBSD). Downgrading OpenBSD/arc as a guest OS from "working" to "almost working" in the documentation. Progress on Algor emulation ("v3" PCI controller). 20051205 Minor updates. 20051207 Sorting devices according to address; this reduces complexity of device lookups from O(n) to O(log n) in memory_rw (but no real performance increase (yet) in experiments). 20051210 Beginning the work on native dyntrans backends (by making a simple skeleton; so far only for Alpha hosts). 20051211 Some very minor SPARC updates. 20051215 Fixing a bug in the MIPS mul (note: not mult) instruction, so it also works with non-64-bit emulation. (Thanks to Alec Voropay for noticing the problem.) 20051216 More work on the fake/empty/simple/skeleton/whatever backend; performance doesn't increase, so this isn't really worth it, but it was probably worth it to prepare for a real backend later. 20051219 More instr call statistics gathering and analysis stuff. 20051220 Another fix for MIPS 'mul'. Also converting mul and {d,}cl{o,z} to dyntrans. memory_ppc.c syntax error fix (noticed by Peter Valchev). Beginning to move out machines from src/machine.c into individual files in src/machines (in a way similar to the autodev system for devices). 20051222 Updating the documentation regarding NetBSD/pmax 3.0. 20051223 - " - NetBSD/cats 3.0. 20051225 - " - NetBSD/hpcmips 3.0. 20051226 Continuing on the machine registry redesign. Adding support for ARM rrx (33-bit rotate). Fixing some signed/unsigned issues (exposed by gcc -W). 20051227 Fixing the bug which prevented a NetBSD/prep 3.0 install kernel from starting (triggered when an mtmsr was the last instruction on a page). Unfortunately not enough to get the kernel to run as well as the 2.1 kernels did. 20051230 Some dyntrans refactoring. 20051231 Continuing on the machine registry redesign. 20060101-10 Continuing... moving more machines. Moving MD interrupt stuff from machine.c into a new src/machines/interrupts.c. 20060114 Adding various mvmeppc machine skeletons. 20060115 Continuing on mvme* stuff. NetBSD/mvmeppc prints boot messages (for MVME1600) and reaches the root device prompt, but no specific hardware devices are emulated yet. 20060116 Minor updates to the mvme1600 emulation mode; the Eagle PCI bus seems to work without much modification, and a 21143 can be detected, interrupts might work (but untested so far). Adding a fake MK48Txx (mkclock) device, for NetBSD/mvmeppc. 20060121 Adding an aux control register for ARM. (A BIG thank you to Olivier Houchard for tracking down this bug.) 20060122 Adding more ARM instructions (smulXY), and dev_iq80321_7seg. 20060124 Adding disassembly of more ARM instructions (mia*, mra/mar), and some semi-bogus XScale and i80321 registers. 20060201-02 Various minor updates. Moving the last machines out of machine.c. 20060204 Adding a -c command line option, for running debugger commands before the simulation starts, but after all files have been loaded. Minor iq80321-related updates. 20060209 Minor hacks (DEVINIT macro, etc). Preparing for the generalization of the 64-bit dyntrans address translation subsystem. 20060216 Adding ARM ldrd (double-register load). 20060217 Continuing on various ARM-related stuff. 20060218 More progress on the ATA/wdc emulation for NetBSD/iq80321. NetBSD/evbarm can now be installed :-) Updating the docs, etc. Continuing on Algor emulation. ============== RELEASE 0.3.8 ==============
This form allows you to request diffs between any two revisions of this file. For each of the two "sides" of the diff, enter a numeric revision.
ViewVC Help | |
Powered by ViewVC 1.1.26 |