2 |
#define CPU_SH_H |
#define CPU_SH_H |
3 |
|
|
4 |
/* |
/* |
5 |
* Copyright (C) 2005 Anders Gavare. All rights reserved. |
* Copyright (C) 2005-2007 Anders Gavare. All rights reserved. |
6 |
* |
* |
7 |
* Redistribution and use in source and binary forms, with or without |
* Redistribution and use in source and binary forms, with or without |
8 |
* modification, are permitted provided that the following conditions are met: |
* modification, are permitted provided that the following conditions are met: |
28 |
* SUCH DAMAGE. |
* SUCH DAMAGE. |
29 |
* |
* |
30 |
* |
* |
31 |
* $Id: cpu_sh.h,v 1.10 2005/11/16 21:15:19 debug Exp $ |
* $Id: cpu_sh.h,v 1.37 2006/12/30 13:31:00 debug Exp $ |
32 |
|
* |
33 |
|
* Note: Many things here are SH4-specific, so it probably doesn't work |
34 |
|
* for SH3 emulation. |
35 |
*/ |
*/ |
36 |
|
|
37 |
|
#include "interrupt.h" |
38 |
#include "misc.h" |
#include "misc.h" |
39 |
|
#include "sh4_cpu.h" |
40 |
|
|
41 |
|
|
42 |
struct cpu_family; |
struct cpu_family; |
43 |
|
|
44 |
|
/* SH CPU types: */ |
45 |
|
struct sh_cpu_type_def { |
46 |
|
char *name; |
47 |
|
int bits; |
48 |
|
int arch; |
49 |
|
uint32_t pvr; |
50 |
|
uint32_t prr; |
51 |
|
}; |
52 |
|
|
53 |
|
#define SH_CPU_TYPE_DEFS { \ |
54 |
|
{ "SH7750", 32, 4, SH4_PVR_SH7750, 0 }, \ |
55 |
|
{ "SH5", 64, 5, 0, 0 }, \ |
56 |
|
{ NULL, 0, 0, 0, 0 } } |
57 |
|
|
58 |
|
|
59 |
|
/* |
60 |
|
* TODO: Figure out how to nicely support multiple instruction encodings! |
61 |
|
* For now, I'm reverting this to SH4. SH5 will have to wait until later. |
62 |
|
*/ |
63 |
|
|
64 |
#define SH_N_IC_ARGS 3 |
#define SH_N_IC_ARGS 2 /* 3 for SH5/SH64 */ |
65 |
#define SH_INSTR_ALIGNMENT_SHIFT 2 |
#define SH_INSTR_ALIGNMENT_SHIFT 1 /* 2 for SH5/SH64 */ |
66 |
#define SH_IC_ENTRIES_SHIFT 10 |
#define SH_IC_ENTRIES_SHIFT 11 /* 10 for SH5/SH64 */ |
67 |
#define SH_IC_ENTRIES_PER_PAGE (1 << SH_IC_ENTRIES_SHIFT) |
#define SH_IC_ENTRIES_PER_PAGE (1 << SH_IC_ENTRIES_SHIFT) |
68 |
#define SH_PC_TO_IC_ENTRY(a) (((a)>>SH_INSTR_ALIGNMENT_SHIFT) \ |
#define SH_PC_TO_IC_ENTRY(a) (((a)>>SH_INSTR_ALIGNMENT_SHIFT) \ |
69 |
& (SH_IC_ENTRIES_PER_PAGE-1)) |
& (SH_IC_ENTRIES_PER_PAGE-1)) |
70 |
#define SH_ADDR_TO_PAGENR(a) ((a) >> (SH_IC_ENTRIES_SHIFT \ |
#define SH_ADDR_TO_PAGENR(a) ((a) >> (SH_IC_ENTRIES_SHIFT \ |
71 |
+ SH_INSTR_ALIGNMENT_SHIFT)) |
+ SH_INSTR_ALIGNMENT_SHIFT)) |
72 |
|
|
73 |
struct sh_instr_call { |
DYNTRANS_MISC_DECLARATIONS(sh,SH,uint32_t) |
|
void (*f)(struct cpu *, struct sh_instr_call *); |
|
|
size_t arg[SH_N_IC_ARGS]; |
|
|
}; |
|
74 |
|
|
75 |
/* Translation cache struct for each physical page: */ |
#define SH_MAX_VPH_TLB_ENTRIES 128 |
|
struct sh_tc_physpage { |
|
|
struct sh_instr_call ics[SH_IC_ENTRIES_PER_PAGE + 1]; |
|
|
uint32_t next_ofs; /* or 0 for end of chain */ |
|
|
int flags; |
|
|
uint64_t physaddr; |
|
|
}; |
|
76 |
|
|
|
#define SH_N_VPH_ENTRIES 1048576 |
|
77 |
|
|
78 |
#define SH_MAX_VPH_TLB_ENTRIES 256 |
#define SH_N_GPRS 16 |
79 |
struct sh_vpg_tlb_entry { |
#define SH_N_GPRS_BANKED 8 |
80 |
uint8_t valid; |
#define SH_N_FPRS 16 |
|
uint8_t writeflag; |
|
|
int64_t timestamp; |
|
|
uint64_t vaddr_page; |
|
|
uint64_t paddr_page; |
|
|
unsigned char *host_page; |
|
|
}; |
|
81 |
|
|
82 |
struct sh_cpu { |
#define SH_N_ITLB_ENTRIES 4 |
83 |
int bits; |
#define SH_N_UTLB_ENTRIES 64 |
|
int compact; |
|
84 |
|
|
85 |
uint64_t r[64]; |
#define SH_INVALID_INSTR 0x00fb |
86 |
|
|
87 |
|
|
88 |
/* |
struct sh_cpu { |
89 |
* Instruction translation cache: |
struct sh_cpu_type_def cpu_type; |
|
*/ |
|
90 |
|
|
91 |
/* cur_ic_page is a pointer to an array of SH_IC_ENTRIES_PER_PAGE |
/* compact = 1 if currently executing 16-bit long opcodes */ |
92 |
instruction call entries. next_ic points to the next such |
int compact; |
93 |
call to be executed. */ |
|
94 |
struct sh_tc_physpage *cur_physpage; |
/* General Purpose Registers: */ |
95 |
struct sh_instr_call *cur_ic_page; |
uint32_t r[SH_N_GPRS]; |
96 |
struct sh_instr_call *next_ic; |
uint32_t r_bank[SH_N_GPRS_BANKED]; |
97 |
|
|
98 |
|
/* Floating-Point Registers: */ |
99 |
|
uint32_t fr[SH_N_FPRS]; |
100 |
|
uint32_t xf[SH_N_FPRS]; /* "Other bank." */ |
101 |
|
|
102 |
|
uint32_t mach; /* Multiply-Accumulate High */ |
103 |
|
uint32_t macl; /* Multiply-Accumulate Low */ |
104 |
|
uint32_t pr; /* Procedure Register */ |
105 |
|
uint32_t fpscr; /* Floating-point Status/Control */ |
106 |
|
uint32_t fpul; /* Floating-point Communication Reg */ |
107 |
|
uint32_t sr; /* Status Register */ |
108 |
|
uint32_t ssr; /* Saved Status Register */ |
109 |
|
uint32_t spc; /* Saved PC */ |
110 |
|
uint32_t gbr; /* Global Base Register */ |
111 |
|
uint32_t vbr; /* Vector Base Register */ |
112 |
|
uint32_t sgr; /* Saved General Register */ |
113 |
|
uint32_t dbr; /* Debug Base Register */ |
114 |
|
|
115 |
|
/* Cache control: */ |
116 |
|
uint32_t ccr; /* Cache Control Register */ |
117 |
|
uint32_t qacr0; /* Queue Address Control Register 0 */ |
118 |
|
uint32_t qacr1; /* Queue Address Control Register 1 */ |
119 |
|
|
120 |
|
/* MMU/TLB registers: */ |
121 |
|
uint32_t pteh; /* Page Table Entry High */ |
122 |
|
uint32_t ptel; /* Page Table Entry Low */ |
123 |
|
uint32_t ptea; /* Page Table Entry A */ |
124 |
|
uint32_t ttb; /* Translation Table Base */ |
125 |
|
uint32_t tea; /* TLB Exception Address Register */ |
126 |
|
uint32_t mmucr; /* MMU Control Register */ |
127 |
|
uint32_t itlb_hi[SH_N_ITLB_ENTRIES]; |
128 |
|
uint32_t itlb_lo[SH_N_ITLB_ENTRIES]; |
129 |
|
uint32_t utlb_hi[SH_N_UTLB_ENTRIES]; |
130 |
|
uint32_t utlb_lo[SH_N_UTLB_ENTRIES]; |
131 |
|
|
132 |
|
/* Exception handling: */ |
133 |
|
uint32_t tra; /* TRAPA Exception Register */ |
134 |
|
uint32_t expevt; /* Exception Event Register */ |
135 |
|
uint32_t intevt; /* Interrupt Event Register */ |
136 |
|
|
137 |
|
/* Interrupt controller: */ |
138 |
|
uint16_t intc_ipra; /* Interrupt Priority Registers */ |
139 |
|
uint16_t intc_iprb; |
140 |
|
uint16_t intc_iprc; |
141 |
|
uint16_t intc_iprd; |
142 |
|
int16_t int_to_assert; /* Calculated int to assert */ |
143 |
|
int int_level; /* Calculated int level */ |
144 |
|
uint32_t int_pending[0x1000 / 0x20 / (sizeof(uint32_t)*8)]; |
145 |
|
|
146 |
|
/* Timer/clock functionality: */ |
147 |
|
int pclock; |
148 |
|
|
149 |
|
/* DMA Controller: (4 channels) */ |
150 |
|
uint32_t dmac_sar[4]; |
151 |
|
uint32_t dmac_dar[4]; |
152 |
|
uint32_t dmac_tcr[4]; |
153 |
|
uint32_t dmac_chcr[4]; |
154 |
|
|
|
void (*combination_check)(struct cpu *, |
|
|
struct sh_instr_call *, int low_addr); |
|
155 |
|
|
156 |
/* |
/* |
157 |
* Virtual -> physical -> host address translation: |
* Instruction translation cache and Virtual->Physical->Host |
158 |
* |
* address translation: |
|
* host_load and host_store point to arrays of SH_N_VPH_ENTRIES |
|
|
* pointers (to host pages); phys_addr points to an array of |
|
|
* SH_N_VPH_ENTRIES uint32_t. |
|
159 |
*/ |
*/ |
160 |
|
DYNTRANS_ITC(sh) |
161 |
|
VPH_TLBS(sh,SH) |
162 |
|
VPH32(sh,SH,uint64_t,uint8_t) |
163 |
|
}; |
164 |
|
|
|
struct sh_vpg_tlb_entry vph_tlb_entry[SH_MAX_VPH_TLB_ENTRIES]; |
|
|
unsigned char *host_load[SH_N_VPH_ENTRIES]; |
|
|
unsigned char *host_store[SH_N_VPH_ENTRIES]; |
|
|
uint32_t phys_addr[SH_N_VPH_ENTRIES]; |
|
|
struct sh_tc_physpage *phys_page[SH_N_VPH_ENTRIES]; |
|
165 |
|
|
166 |
uint32_t phystranslation[SH_N_VPH_ENTRIES/32]; |
/* Status register bits: */ |
167 |
uint8_t vaddr_to_tlbindex[SH_N_VPH_ENTRIES]; |
#define SH_SR_T 0x00000001 /* True/false */ |
168 |
}; |
#define SH_SR_S 0x00000002 /* Saturation */ |
169 |
|
#define SH_SR_IMASK 0x000000f0 /* Interrupt mask */ |
170 |
|
#define SH_SR_IMASK_SHIFT 4 |
171 |
|
#define SH_SR_Q 0x00000100 /* State for Divide Step */ |
172 |
|
#define SH_SR_M 0x00000200 /* State for Divide Step */ |
173 |
|
#define SH_SR_FD 0x00008000 /* FPU Disable */ |
174 |
|
#define SH_SR_BL 0x10000000 /* Exception/Interrupt Block */ |
175 |
|
#define SH_SR_RB 0x20000000 /* Register Bank 0/1 */ |
176 |
|
#define SH_SR_MD 0x40000000 /* Privileged Mode */ |
177 |
|
|
178 |
|
/* Floating-point status/control register bits: */ |
179 |
|
#define SH_FPSCR_RM_MASK 0x00000003 /* Rounding Mode */ |
180 |
|
#define SH_FPSCR_RM_NEAREST 0x0 /* Round to nearest */ |
181 |
|
#define SH_FPSCR_RM_ZERO 0x1 /* Round to zero */ |
182 |
|
#define SH_FPSCR_INEXACT 0x00000004 /* Inexact exception */ |
183 |
|
#define SH_FPSCR_UNDERFLOW 0x00000008 /* Underflow exception */ |
184 |
|
#define SH_FPSCR_OVERFLOW 0x00000010 /* Overflow exception */ |
185 |
|
#define SH_FPSCR_DIV_BY_ZERO 0x00000020 /* Div by zero exception */ |
186 |
|
#define SH_FPSCR_INVALID 0x00000040 /* Invalid exception */ |
187 |
|
#define SH_FPSCR_EN_INEXACT 0x00000080 /* Inexact enable */ |
188 |
|
#define SH_FPSCR_EN_UNDERFLOW 0x00000100 /* Underflow enable */ |
189 |
|
#define SH_FPSCR_EN_OVERFLOW 0x00000200 /* Overflow enable */ |
190 |
|
#define SH_FPSCR_EN_DIV_BY_ZERO 0x00000400 /* Div by zero enable */ |
191 |
|
#define SH_FPSCR_EN_INVALID 0x00000800 /* Invalid enable */ |
192 |
|
#define SH_FPSCR_CAUSE_INEXACT 0x00001000 /* Cause Inexact */ |
193 |
|
#define SH_FPSCR_CAUSE_UNDERFLOW 0x00002000 /* Cause Underflow */ |
194 |
|
#define SH_FPSCR_CAUSE_OVERFLOW 0x00004000 /* Cause Overflow */ |
195 |
|
#define SH_FPSCR_CAUSE_DIVBY0 0x00008000 /* Cause Div by 0 */ |
196 |
|
#define SH_FPSCR_CAUSE_INVALID 0x00010000 /* Cause Invalid */ |
197 |
|
#define SH_FPSCR_CAUSE_ERROR 0x00020000 /* Cause Error */ |
198 |
|
#define SH_FPSCR_DN_ZERO 0x00040000 /* Denormalization Mode */ |
199 |
|
#define SH_FPSCR_PR 0x00080000 /* Double-Precision Mode */ |
200 |
|
#define SH_FPSCR_SZ 0x00100000 /* Double-Precision Size */ |
201 |
|
#define SH_FPSCR_FR 0x00200000 /* Register Bank Select */ |
202 |
|
|
203 |
|
|
204 |
/* cpu_sh.c: */ |
/* cpu_sh.c: */ |
205 |
|
void sh_cpu_interrupt_assert(struct interrupt *interrupt); |
206 |
|
void sh_cpu_interrupt_deassert(struct interrupt *interrupt); |
207 |
|
int sh_cpu_instruction_has_delayslot(struct cpu *cpu, unsigned char *ib); |
208 |
|
int sh_run_instr(struct cpu *cpu); |
209 |
void sh_update_translation_table(struct cpu *cpu, uint64_t vaddr_page, |
void sh_update_translation_table(struct cpu *cpu, uint64_t vaddr_page, |
210 |
unsigned char *host_page, int writeflag, uint64_t paddr_page); |
unsigned char *host_page, int writeflag, uint64_t paddr_page); |
211 |
void sh_invalidate_translation_caches(struct cpu *cpu, uint64_t, int); |
void sh_invalidate_translation_caches(struct cpu *cpu, uint64_t, int); |
212 |
void sh_invalidate_code_translation(struct cpu *cpu, uint64_t, int); |
void sh_invalidate_code_translation(struct cpu *cpu, uint64_t, int); |
213 |
|
int sh32_run_instr(struct cpu *cpu); |
214 |
void sh32_update_translation_table(struct cpu *cpu, uint64_t vaddr_page, |
void sh32_update_translation_table(struct cpu *cpu, uint64_t vaddr_page, |
215 |
unsigned char *host_page, int writeflag, uint64_t paddr_page); |
unsigned char *host_page, int writeflag, uint64_t paddr_page); |
216 |
void sh32_invalidate_translation_caches(struct cpu *cpu, uint64_t, int); |
void sh32_invalidate_translation_caches(struct cpu *cpu, uint64_t, int); |
217 |
void sh32_invalidate_code_translation(struct cpu *cpu, uint64_t, int); |
void sh32_invalidate_code_translation(struct cpu *cpu, uint64_t, int); |
218 |
|
void sh_init_64bit_dummy_tables(struct cpu *cpu); |
219 |
int sh_memory_rw(struct cpu *cpu, struct memory *mem, uint64_t vaddr, |
int sh_memory_rw(struct cpu *cpu, struct memory *mem, uint64_t vaddr, |
220 |
unsigned char *data, size_t len, int writeflag, int cache_flags); |
unsigned char *data, size_t len, int writeflag, int cache_flags); |
221 |
int sh_cpu_family_init(struct cpu_family *); |
int sh_cpu_family_init(struct cpu_family *); |
222 |
|
|
223 |
|
void sh_update_sr(struct cpu *cpu, uint32_t new_sr); |
224 |
|
void sh_exception(struct cpu *cpu, int expevt, int intevt, uint32_t vaddr); |
225 |
|
|
226 |
|
/* memory_sh.c: */ |
227 |
|
int sh_translate_v2p(struct cpu *cpu, uint64_t vaddr, |
228 |
|
uint64_t *return_addr, int flags); |
229 |
|
|
230 |
|
|
231 |
#endif /* CPU_SH_H */ |
#endif /* CPU_SH_H */ |