1 |
dpavlin |
14 |
#ifndef CPU_SH_H |
2 |
|
|
#define CPU_SH_H |
3 |
|
|
|
4 |
|
|
/* |
5 |
|
|
* Copyright (C) 2005 Anders Gavare. All rights reserved. |
6 |
|
|
* |
7 |
|
|
* Redistribution and use in source and binary forms, with or without |
8 |
|
|
* modification, are permitted provided that the following conditions are met: |
9 |
|
|
* |
10 |
|
|
* 1. Redistributions of source code must retain the above copyright |
11 |
|
|
* notice, this list of conditions and the following disclaimer. |
12 |
|
|
* 2. Redistributions in binary form must reproduce the above copyright |
13 |
|
|
* notice, this list of conditions and the following disclaimer in the |
14 |
|
|
* documentation and/or other materials provided with the distribution. |
15 |
|
|
* 3. The name of the author may not be used to endorse or promote products |
16 |
|
|
* derived from this software without specific prior written permission. |
17 |
|
|
* |
18 |
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
19 |
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
20 |
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
21 |
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
22 |
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
23 |
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
24 |
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
25 |
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
26 |
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
27 |
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
28 |
|
|
* SUCH DAMAGE. |
29 |
|
|
* |
30 |
|
|
* |
31 |
dpavlin |
18 |
* $Id: cpu_sh.h,v 1.7 2005/10/27 14:01:15 debug Exp $ |
32 |
dpavlin |
14 |
*/ |
33 |
|
|
|
34 |
|
|
#include "misc.h" |
35 |
|
|
|
36 |
|
|
|
37 |
|
|
struct cpu_family; |
38 |
|
|
|
39 |
|
|
|
40 |
|
|
#define SH_N_IC_ARGS 3 |
41 |
|
|
#define SH_INSTR_ALIGNMENT_SHIFT 2 |
42 |
|
|
#define SH_IC_ENTRIES_SHIFT 10 |
43 |
|
|
#define SH_IC_ENTRIES_PER_PAGE (1 << SH_IC_ENTRIES_SHIFT) |
44 |
|
|
#define SH_PC_TO_IC_ENTRY(a) (((a)>>SH_INSTR_ALIGNMENT_SHIFT) \ |
45 |
|
|
& (SH_IC_ENTRIES_PER_PAGE-1)) |
46 |
|
|
#define SH_ADDR_TO_PAGENR(a) ((a) >> (SH_IC_ENTRIES_SHIFT \ |
47 |
|
|
+ SH_INSTR_ALIGNMENT_SHIFT)) |
48 |
|
|
|
49 |
|
|
struct sh_instr_call { |
50 |
|
|
void (*f)(struct cpu *, struct sh_instr_call *); |
51 |
|
|
size_t arg[SH_N_IC_ARGS]; |
52 |
|
|
}; |
53 |
|
|
|
54 |
|
|
/* Translation cache struct for each physical page: */ |
55 |
|
|
struct sh_tc_physpage { |
56 |
dpavlin |
18 |
struct sh_instr_call ics[SH_IC_ENTRIES_PER_PAGE + 1]; |
57 |
dpavlin |
14 |
uint32_t next_ofs; /* or 0 for end of chain */ |
58 |
dpavlin |
18 |
int flags; |
59 |
dpavlin |
14 |
uint64_t physaddr; |
60 |
|
|
}; |
61 |
|
|
|
62 |
|
|
#define SH_N_VPH_ENTRIES 1048576 |
63 |
|
|
|
64 |
|
|
#define SH_MAX_VPH_TLB_ENTRIES 256 |
65 |
|
|
struct sh_vpg_tlb_entry { |
66 |
|
|
int valid; |
67 |
|
|
int writeflag; |
68 |
|
|
int64_t timestamp; |
69 |
|
|
unsigned char *host_page; |
70 |
|
|
uint64_t vaddr_page; |
71 |
|
|
uint64_t paddr_page; |
72 |
|
|
}; |
73 |
|
|
|
74 |
|
|
struct sh_cpu { |
75 |
|
|
int bits; |
76 |
|
|
int compact; |
77 |
|
|
|
78 |
|
|
uint64_t r[64]; |
79 |
|
|
|
80 |
|
|
|
81 |
|
|
/* |
82 |
|
|
* Instruction translation cache: |
83 |
|
|
*/ |
84 |
|
|
|
85 |
|
|
/* cur_ic_page is a pointer to an array of SH_IC_ENTRIES_PER_PAGE |
86 |
|
|
instruction call entries. next_ic points to the next such |
87 |
|
|
call to be executed. */ |
88 |
|
|
struct sh_tc_physpage *cur_physpage; |
89 |
|
|
struct sh_instr_call *cur_ic_page; |
90 |
|
|
struct sh_instr_call *next_ic; |
91 |
|
|
|
92 |
|
|
|
93 |
|
|
/* |
94 |
|
|
* Virtual -> physical -> host address translation: |
95 |
|
|
* |
96 |
|
|
* host_load and host_store point to arrays of SH_N_VPH_ENTRIES |
97 |
|
|
* pointers (to host pages); phys_addr points to an array of |
98 |
|
|
* SH_N_VPH_ENTRIES uint32_t. |
99 |
|
|
*/ |
100 |
|
|
|
101 |
|
|
struct sh_vpg_tlb_entry vph_tlb_entry[SH_MAX_VPH_TLB_ENTRIES]; |
102 |
dpavlin |
18 |
unsigned char *host_load[SH_N_VPH_ENTRIES]; |
103 |
|
|
unsigned char *host_store[SH_N_VPH_ENTRIES]; |
104 |
|
|
uint32_t phys_addr[SH_N_VPH_ENTRIES]; |
105 |
dpavlin |
14 |
struct sh_tc_physpage *phys_page[SH_N_VPH_ENTRIES]; |
106 |
dpavlin |
18 |
|
107 |
|
|
uint32_t phystranslation[SH_N_VPH_ENTRIES/32]; |
108 |
dpavlin |
14 |
}; |
109 |
|
|
|
110 |
|
|
|
111 |
|
|
/* cpu_sh.c: */ |
112 |
|
|
void sh_update_translation_table(struct cpu *cpu, uint64_t vaddr_page, |
113 |
|
|
unsigned char *host_page, int writeflag, uint64_t paddr_page); |
114 |
dpavlin |
18 |
void sh_invalidate_translation_caches(struct cpu *cpu, uint64_t, int); |
115 |
dpavlin |
14 |
void sh_invalidate_code_translation(struct cpu *cpu, uint64_t, int); |
116 |
|
|
void sh32_update_translation_table(struct cpu *cpu, uint64_t vaddr_page, |
117 |
|
|
unsigned char *host_page, int writeflag, uint64_t paddr_page); |
118 |
dpavlin |
18 |
void sh32_invalidate_translation_caches(struct cpu *cpu, uint64_t, int); |
119 |
dpavlin |
14 |
void sh32_invalidate_code_translation(struct cpu *cpu, uint64_t, int); |
120 |
|
|
int sh_memory_rw(struct cpu *cpu, struct memory *mem, uint64_t vaddr, |
121 |
|
|
unsigned char *data, size_t len, int writeflag, int cache_flags); |
122 |
|
|
int sh_cpu_family_init(struct cpu_family *); |
123 |
|
|
|
124 |
|
|
|
125 |
|
|
#endif /* CPU_SH_H */ |