1 |
#ifndef CPU_PPC_H |
2 |
#define CPU_PPC_H |
3 |
|
4 |
/* |
5 |
* Copyright (C) 2005 Anders Gavare. All rights reserved. |
6 |
* |
7 |
* Redistribution and use in source and binary forms, with or without |
8 |
* modification, are permitted provided that the following conditions are met: |
9 |
* |
10 |
* 1. Redistributions of source code must retain the above copyright |
11 |
* notice, this list of conditions and the following disclaimer. |
12 |
* 2. Redistributions in binary form must reproduce the above copyright |
13 |
* notice, this list of conditions and the following disclaimer in the |
14 |
* documentation and/or other materials provided with the distribution. |
15 |
* 3. The name of the author may not be used to endorse or promote products |
16 |
* derived from this software without specific prior written permission. |
17 |
* |
18 |
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
19 |
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
20 |
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
21 |
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
22 |
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
23 |
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
24 |
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
25 |
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
26 |
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
27 |
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
28 |
* SUCH DAMAGE. |
29 |
* |
30 |
* |
31 |
* $Id: cpu_ppc.h,v 1.55 2005/11/24 01:15:07 debug Exp $ |
32 |
*/ |
33 |
|
34 |
#include "misc.h" |
35 |
|
36 |
|
37 |
struct cpu_family; |
38 |
|
39 |
#define MODE_PPC 0 |
40 |
#define MODE_POWER 1 |
41 |
|
42 |
/* PPC CPU types: */ |
43 |
struct ppc_cpu_type_def { |
44 |
char *name; |
45 |
int pvr; |
46 |
int bits; |
47 |
int flags; |
48 |
int icache_shift; |
49 |
int ilinesize; |
50 |
int iway; |
51 |
int dcache_shift; |
52 |
int dlinesize; |
53 |
int dway; |
54 |
int l2cache_shift; |
55 |
int l2linesize; |
56 |
int l2way; |
57 |
int altivec; |
58 |
|
59 |
/* TODO: POWER vs PowerPC? */ |
60 |
}; |
61 |
|
62 |
/* Flags: */ |
63 |
#define PPC_NOFP 1 |
64 |
#define PPC_601 2 |
65 |
#define PPC_603 4 |
66 |
/* TODO: Most of these just bogus */ |
67 |
|
68 |
#define PPC_CPU_TYPE_DEFS { \ |
69 |
{ "PPC405GP", 0, 32, PPC_NOFP, 15,5,2, 15,5,2, 20,5,1, 0 }, \ |
70 |
{ "PPC601", 0, 32, PPC_601, 14,5,4, 14,5,4, 0,0,0, 0 }, \ |
71 |
{ "PPC603", 0x00030302, 32, PPC_603, 14,5,4, 14,5,4, 0,0,0, 0 }, \ |
72 |
{ "PPC603e", 0x00060104, 32, PPC_603, 14,5,4, 14,5,4, 0,0,0, 0 }, \ |
73 |
{ "PPC604", 0x00040304, 32, 0, 15,5,4, 15,5,4, 0,0,0, 0 }, \ |
74 |
{ "PPC620", 0x00140000, 64, 0, 15,5,4, 15,5,4, 0,0,0, 0 }, \ |
75 |
{ "MPC7400", 0x000c0000, 32, 0, 15,5,2, 15,5,2, 19,5,1, 1 }, \ |
76 |
{ "PPC750", 0x00084202, 32, 0, 15,5,2, 15,5,2, 20,5,1, 0 }, \ |
77 |
{ "G4e", 0, 32, 0, 15,5,8, 15,5,8, 18,5,8, 1 }, \ |
78 |
{ "PPC970", 0x00390000, 64, 0, 16,7,1, 15,7,2, 19,7,1, 1 }, \ |
79 |
{ NULL, 0, 0,0,0,0,0,0,0,0,0,0,0,0 } \ |
80 |
} |
81 |
|
82 |
#define PPC_NGPRS 32 |
83 |
#define PPC_NFPRS 32 |
84 |
#define PPC_N_TGPRS 4 |
85 |
|
86 |
#define PPC_N_IC_ARGS 3 |
87 |
#define PPC_INSTR_ALIGNMENT_SHIFT 2 |
88 |
#define PPC_IC_ENTRIES_SHIFT 10 |
89 |
#define PPC_IC_ENTRIES_PER_PAGE (1 << PPC_IC_ENTRIES_SHIFT) |
90 |
#define PPC_PC_TO_IC_ENTRY(a) (((a)>>PPC_INSTR_ALIGNMENT_SHIFT) \ |
91 |
& (PPC_IC_ENTRIES_PER_PAGE-1)) |
92 |
#define PPC_ADDR_TO_PAGENR(a) ((a) >> (PPC_IC_ENTRIES_SHIFT \ |
93 |
+ PPC_INSTR_ALIGNMENT_SHIFT)) |
94 |
|
95 |
struct ppc_instr_call { |
96 |
void (*f)(struct cpu *, struct ppc_instr_call *); |
97 |
size_t arg[PPC_N_IC_ARGS]; |
98 |
}; |
99 |
|
100 |
/* Translation cache struct for each physical page: */ |
101 |
struct ppc_tc_physpage { |
102 |
struct ppc_instr_call ics[PPC_IC_ENTRIES_PER_PAGE + 1]; |
103 |
uint32_t next_ofs; /* or 0 for end of chain */ |
104 |
int flags; |
105 |
uint64_t physaddr; |
106 |
}; |
107 |
|
108 |
#define PPC_N_VPH_ENTRIES 1048576 |
109 |
|
110 |
#define PPC_MAX_VPH_TLB_ENTRIES 128 |
111 |
struct ppc_vpg_tlb_entry { |
112 |
uint8_t valid; |
113 |
uint8_t writeflag; |
114 |
int64_t timestamp; |
115 |
uint64_t vaddr_page; |
116 |
uint64_t paddr_page; |
117 |
unsigned char *host_page; |
118 |
}; |
119 |
|
120 |
struct ppc_cpu { |
121 |
struct ppc_cpu_type_def cpu_type; |
122 |
|
123 |
uint64_t of_emul_addr; |
124 |
|
125 |
int mode; /* MODE_PPC or MODE_POWER */ |
126 |
int bits; /* 32 or 64 */ |
127 |
|
128 |
int irq_asserted; /* External Interrupt flag */ |
129 |
int dec_intr_pending;/* Decrementer interrupt pending */ |
130 |
uint64_t zero; /* A zero register */ |
131 |
|
132 |
uint32_t cr; /* Condition Register */ |
133 |
uint32_t fpscr; /* FP Status and Control Register */ |
134 |
uint64_t gpr[PPC_NGPRS]; /* General Purpose Registers */ |
135 |
uint64_t fpr[PPC_NFPRS]; /* Floating-Point Registers */ |
136 |
|
137 |
uint64_t msr; /* Machine state register */ |
138 |
uint64_t tgpr[PPC_N_TGPRS];/*Temporary gpr 0..3 */ |
139 |
|
140 |
uint32_t sr[16]; /* Segment registers. */ |
141 |
uint64_t spr[1024]; |
142 |
|
143 |
uint64_t ll_addr; /* Load-linked / store-conditional */ |
144 |
int ll_bit; |
145 |
|
146 |
|
147 |
/* |
148 |
* Instruction translation cache: |
149 |
*/ |
150 |
|
151 |
/* cur_ic_page is a pointer to an array of PPC_IC_ENTRIES_PER_PAGE |
152 |
instruction call entries. next_ic points to the next such |
153 |
call to be executed. */ |
154 |
struct ppc_tc_physpage *cur_physpage; |
155 |
struct ppc_instr_call *cur_ic_page; |
156 |
struct ppc_instr_call *next_ic; |
157 |
|
158 |
void (*combination_check)(struct cpu *, |
159 |
struct ppc_instr_call *, int low_addr); |
160 |
|
161 |
/* |
162 |
* Virtual -> physical -> host address translation: |
163 |
* |
164 |
* host_load and host_store point to arrays of PPC_N_VPH_ENTRIES |
165 |
* pointers (to host pages); phys_addr points to an array of |
166 |
* PPC_N_VPH_ENTRIES uint32_t. |
167 |
*/ |
168 |
|
169 |
struct ppc_vpg_tlb_entry vph_tlb_entry[PPC_MAX_VPH_TLB_ENTRIES]; |
170 |
unsigned char *host_load[PPC_N_VPH_ENTRIES]; |
171 |
unsigned char *host_store[PPC_N_VPH_ENTRIES]; |
172 |
uint32_t phys_addr[PPC_N_VPH_ENTRIES]; |
173 |
struct ppc_tc_physpage *phys_page[PPC_N_VPH_ENTRIES]; |
174 |
|
175 |
uint32_t phystranslation[PPC_N_VPH_ENTRIES/32]; |
176 |
uint8_t vaddr_to_tlbindex[PPC_N_VPH_ENTRIES]; |
177 |
}; |
178 |
|
179 |
|
180 |
/* Machine status word bits: (according to Book 3) */ |
181 |
#define PPC_MSR_SF (1ULL << 63) /* Sixty-Four-Bit Mode */ |
182 |
/* bits 62..61 are reserved */ |
183 |
#define PPC_MSR_HV (1ULL << 60) /* Hypervisor */ |
184 |
/* bits 59..17 are reserved */ |
185 |
#define PPC_MSR_VEC (1 << 25) /* Altivec Enable */ |
186 |
#define PPC_MSR_TGPR (1 << 17) /* Temporary gpr0..3 */ |
187 |
#define PPC_MSR_ILE (1 << 16) /* Interrupt Little-Endian Mode */ |
188 |
#define PPC_MSR_EE (1 << 15) /* External Interrupt Enable */ |
189 |
#define PPC_MSR_PR (1 << 14) /* Problem/Privilege State */ |
190 |
#define PPC_MSR_FP (1 << 13) /* Floating-Point Available */ |
191 |
#define PPC_MSR_ME (1 << 12) /* Machine Check Interrupt Enable */ |
192 |
#define PPC_MSR_FE0 (1 << 11) /* Floating-Point Exception Mode 0 */ |
193 |
#define PPC_MSR_SE (1 << 10) /* Single-Step Trace Enable */ |
194 |
#define PPC_MSR_BE (1 << 9) /* Branch Trace Enable */ |
195 |
#define PPC_MSR_FE1 (1 << 8) /* Floating-Point Exception Mode 1 */ |
196 |
#define PPC_MSR_IP (1 << 6) /* Vector Table at 0xfff00000 */ |
197 |
#define PPC_MSR_IR (1 << 5) /* Instruction Relocate */ |
198 |
#define PPC_MSR_DR (1 << 4) /* Data Relocate */ |
199 |
#define PPC_MSR_PMM (1 << 2) /* Performance Monitor Mark */ |
200 |
#define PPC_MSR_RI (1 << 1) /* Recoverable Interrupt */ |
201 |
#define PPC_MSR_LE (1) /* Little-Endian Mode */ |
202 |
|
203 |
/* Floating-point Status: */ |
204 |
#define PPC_FPSCR_FX (1 << 31) /* Exception summary */ |
205 |
#define PPC_FPSCR_FEX (1 << 30) /* Enabled Exception summary */ |
206 |
#define PPC_FPSCR_VX (1 << 29) /* Invalid Operation summary */ |
207 |
/* .. TODO */ |
208 |
#define PPC_FPSCR_VXNAN (1 << 24) |
209 |
/* .. TODO */ |
210 |
#define PPC_FPSCR_FPCC 0x0000f000 |
211 |
#define PPC_FPSCR_FPCC_SHIFT 12 |
212 |
#define PPC_FPSCR_FL (1 << 15) /* Less than */ |
213 |
#define PPC_FPSCR_FG (1 << 14) /* Greater than */ |
214 |
#define PPC_FPSCR_FE (1 << 13) /* Equal or Zero */ |
215 |
#define PPC_FPSCR_FU (1 << 12) /* Unordered or NaN */ |
216 |
|
217 |
/* Exceptions: */ |
218 |
#define PPC_EXCEPTION_DSI 0x3 /* Data Storage Interrupt */ |
219 |
#define PPC_EXCEPTION_ISI 0x4 /* Instruction Storage Interrupt */ |
220 |
#define PPC_EXCEPTION_EI 0x5 /* External interrupt */ |
221 |
#define PPC_EXCEPTION_FPU 0x8 /* Floating-Point unavailable */ |
222 |
#define PPC_EXCEPTION_DEC 0x9 /* Decrementer */ |
223 |
#define PPC_EXCEPTION_SC 0xc /* Syscall */ |
224 |
|
225 |
/* XER bits: */ |
226 |
#define PPC_XER_SO (1UL << 31) /* Summary Overflow */ |
227 |
#define PPC_XER_OV (1 << 30) /* Overflow */ |
228 |
#define PPC_XER_CA (1 << 29) /* Carry */ |
229 |
|
230 |
|
231 |
/* cpu_ppc.c: */ |
232 |
void ppc_exception(struct cpu *cpu, int exception_nr); |
233 |
void ppc_update_translation_table(struct cpu *cpu, uint64_t vaddr_page, |
234 |
unsigned char *host_page, int writeflag, uint64_t paddr_page); |
235 |
void ppc32_update_translation_table(struct cpu *cpu, uint64_t vaddr_page, |
236 |
unsigned char *host_page, int writeflag, uint64_t paddr_page); |
237 |
void ppc_invalidate_translation_caches(struct cpu *cpu, uint64_t, int); |
238 |
void ppc32_invalidate_translation_caches(struct cpu *cpu, uint64_t, int); |
239 |
void ppc_invalidate_code_translation(struct cpu *cpu, uint64_t, int); |
240 |
void ppc32_invalidate_code_translation(struct cpu *cpu, uint64_t, int); |
241 |
int ppc_memory_rw(struct cpu *cpu, struct memory *mem, uint64_t vaddr, |
242 |
unsigned char *data, size_t len, int writeflag, int cache_flags); |
243 |
int ppc_cpu_family_init(struct cpu_family *); |
244 |
|
245 |
/* memory_ppc.c: */ |
246 |
int ppc_translate_address(struct cpu *cpu, uint64_t vaddr, |
247 |
uint64_t *return_addr, int flags); |
248 |
|
249 |
#endif /* CPU_PPC_H */ |