1 |
dpavlin |
44 |
#ifndef CPU_M32R_H |
2 |
|
|
#define CPU_M32R_H |
3 |
|
|
|
4 |
|
|
/* |
5 |
|
|
* Copyright (C) 2007 Anders Gavare. All rights reserved. |
6 |
|
|
* |
7 |
|
|
* Redistribution and use in source and binary forms, with or without |
8 |
|
|
* modification, are permitted provided that the following conditions are met: |
9 |
|
|
* |
10 |
|
|
* 1. Redistributions of source code must retain the above copyright |
11 |
|
|
* notice, this list of conditions and the following disclaimer. |
12 |
|
|
* 2. Redistributions in binary form must reproduce the above copyright |
13 |
|
|
* notice, this list of conditions and the following disclaimer in the |
14 |
|
|
* documentation and/or other materials provided with the distribution. |
15 |
|
|
* 3. The name of the author may not be used to endorse or promote products |
16 |
|
|
* derived from this software without specific prior written permission. |
17 |
|
|
* |
18 |
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
19 |
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
20 |
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
21 |
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
22 |
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
23 |
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
24 |
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
25 |
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
26 |
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
27 |
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
28 |
|
|
* SUCH DAMAGE. |
29 |
|
|
* |
30 |
|
|
* |
31 |
|
|
* $Id: cpu_m32r.h,v 1.1 2007/07/20 09:03:33 debug Exp $ |
32 |
|
|
*/ |
33 |
|
|
|
34 |
|
|
#include "misc.h" |
35 |
|
|
#include "interrupt.h" |
36 |
|
|
|
37 |
|
|
|
38 |
|
|
struct cpu_family; |
39 |
|
|
|
40 |
|
|
/* M32R CPU types: */ |
41 |
|
|
struct m32r_cpu_type_def { |
42 |
|
|
char *name; |
43 |
|
|
}; |
44 |
|
|
|
45 |
|
|
#define M32R_CPU_TYPE_DEFS { \ |
46 |
|
|
{ "M32R" }, \ |
47 |
|
|
{ NULL } } |
48 |
|
|
|
49 |
|
|
|
50 |
|
|
#define M32R_N_IC_ARGS 3 |
51 |
|
|
#define M32R_INSTR_ALIGNMENT_SHIFT 2 |
52 |
|
|
#define M32R_IC_ENTRIES_SHIFT 10 |
53 |
|
|
#define M32R_IC_ENTRIES_PER_PAGE (1 << M32R_IC_ENTRIES_SHIFT) |
54 |
|
|
#define M32R_PC_TO_IC_ENTRY(a) (((a)>>M32R_INSTR_ALIGNMENT_SHIFT) \ |
55 |
|
|
& (M32R_IC_ENTRIES_PER_PAGE-1)) |
56 |
|
|
#define M32R_ADDR_TO_PAGENR(a) ((a) >> (M32R_IC_ENTRIES_SHIFT \ |
57 |
|
|
+ M32R_INSTR_ALIGNMENT_SHIFT)) |
58 |
|
|
|
59 |
|
|
DYNTRANS_MISC_DECLARATIONS(m32r,M32R,uint32_t) |
60 |
|
|
|
61 |
|
|
#define M32R_MAX_VPH_TLB_ENTRIES 192 |
62 |
|
|
|
63 |
|
|
|
64 |
|
|
#define N_M32R_GPRS 16 |
65 |
|
|
|
66 |
|
|
struct m32r_cpu { |
67 |
|
|
struct m32r_cpu_type_def cpu_type; |
68 |
|
|
|
69 |
|
|
/* General-Purpose Registers: */ |
70 |
|
|
uint32_t r[N_M32R_GPRS+1]; |
71 |
|
|
|
72 |
|
|
/* Current interrupt assertion: */ |
73 |
|
|
int irq_asserted; |
74 |
|
|
|
75 |
|
|
|
76 |
|
|
/* |
77 |
|
|
* Instruction translation cache, internal TLB structure, and 32-bit |
78 |
|
|
* virtual -> physical -> host address translation arrays for both |
79 |
|
|
* normal access and for the special .usr access mode (available in |
80 |
|
|
* supervisor mode). |
81 |
|
|
*/ |
82 |
|
|
DYNTRANS_ITC(m32r) |
83 |
|
|
VPH_TLBS(m32r,M32R) |
84 |
|
|
VPH32(m32r,M32R) |
85 |
|
|
}; |
86 |
|
|
|
87 |
|
|
|
88 |
|
|
/* cpu_m32r.c: */ |
89 |
|
|
int m32r_cpu_instruction_has_delayslot(struct cpu *cpu, unsigned char *ib); |
90 |
|
|
int m32r_run_instr(struct cpu *cpu); |
91 |
|
|
void m32r_update_translation_table(struct cpu *cpu, uint64_t vaddr_page, |
92 |
|
|
unsigned char *host_page, int writeflag, uint64_t paddr_page); |
93 |
|
|
void m32r_invalidate_translation_caches(struct cpu *cpu, uint64_t, int); |
94 |
|
|
void m32r_invalidate_code_translation(struct cpu *cpu, uint64_t, int); |
95 |
|
|
int m32r_memory_rw(struct cpu *cpu, struct memory *mem, uint64_t vaddr, |
96 |
|
|
unsigned char *data, size_t len, int writeflag, int cache_flags); |
97 |
|
|
int m32r_cpu_family_init(struct cpu_family *); |
98 |
|
|
|
99 |
|
|
/* memory_m32r.c: */ |
100 |
|
|
int m32r_translate_v2p(struct cpu *cpu, uint64_t vaddr, |
101 |
|
|
uint64_t *return_addr, int flags); |
102 |
|
|
|
103 |
|
|
|
104 |
|
|
#endif /* CPU_M32R_H */ |