25 |
* SUCH DAMAGE. |
* SUCH DAMAGE. |
26 |
* |
* |
27 |
* |
* |
28 |
* $Id: dev_ns16550.c,v 1.33 2005/06/26 11:43:48 debug Exp $ |
* $Id: dev_ns16550.c,v 1.40 2005/08/12 06:15:31 debug Exp $ |
29 |
* |
* |
30 |
* NS16550 serial controller. |
* NS16550 serial controller. |
31 |
* |
* |
32 |
* TODO: actually implement the fifo :) |
* |
33 |
|
* TODO: Implement the FIFO. |
34 |
*/ |
*/ |
35 |
|
|
36 |
#include <stdio.h> |
#include <stdio.h> |
39 |
|
|
40 |
#include "console.h" |
#include "console.h" |
41 |
#include "cpu.h" |
#include "cpu.h" |
42 |
#include "devices.h" |
#include "device.h" |
43 |
#include "machine.h" |
#include "machine.h" |
44 |
#include "memory.h" |
#include "memory.h" |
45 |
#include "misc.h" |
#include "misc.h" |
47 |
#include "comreg.h" |
#include "comreg.h" |
48 |
|
|
49 |
|
|
50 |
/* #define debug fatal */ |
/* #define debug fatal */ |
|
|
|
|
#define NS16550_TICK_SHIFT 14 |
|
|
|
|
|
/* #define DISABLE_FIFO */ |
|
51 |
|
|
52 |
|
#define TICK_SHIFT 14 |
53 |
|
#define DEV_NS16550_LENGTH 8 |
54 |
|
|
55 |
struct ns_data { |
struct ns_data { |
56 |
int reg[8]; |
int addrmult; |
57 |
|
int in_use; |
58 |
int irqnr; |
int irqnr; |
59 |
int console_handle; |
int console_handle; |
60 |
|
int enable_fifo; |
61 |
|
|
62 |
|
unsigned char reg[DEV_NS16550_LENGTH]; |
63 |
|
unsigned char fcr; /* FIFO control register */ |
64 |
|
|
|
int irq_enable; |
|
|
int addrmult; |
|
|
int in_use; |
|
65 |
int dlab; /* Divisor Latch Access bit */ |
int dlab; /* Divisor Latch Access bit */ |
66 |
int divisor; |
int divisor; |
67 |
|
|
68 |
int databits; |
int databits; |
69 |
char parity; |
char parity; |
70 |
const char *stopbits; |
const char *stopbits; |
73 |
|
|
74 |
/* |
/* |
75 |
* dev_ns16550_tick(): |
* dev_ns16550_tick(): |
76 |
|
* |
77 |
|
* This function is called at regular intervals. An interrupt is caused to the |
78 |
|
* CPU if there is a character available for reading, or if the transmitter |
79 |
|
* slot is empty (i.e. the ns16550 is ready to transmit). |
80 |
*/ |
*/ |
81 |
void dev_ns16550_tick(struct cpu *cpu, void *extra) |
void dev_ns16550_tick(struct cpu *cpu, void *extra) |
82 |
{ |
{ |
83 |
struct ns_data *d = extra; |
struct ns_data *d = extra; |
84 |
|
|
|
d->reg[com_iir] |= IIR_NOPEND; |
|
|
cpu_interrupt_ack(cpu, d->irqnr); |
|
|
|
|
85 |
d->reg[com_iir] &= ~IIR_RXRDY; |
d->reg[com_iir] &= ~IIR_RXRDY; |
86 |
if (d->in_use) { |
if (d->in_use && console_charavail(d->console_handle)) |
87 |
if (console_charavail(d->console_handle)) |
d->reg[com_iir] |= IIR_RXRDY; |
|
d->reg[com_iir] |= IIR_RXRDY; |
|
|
} |
|
88 |
|
|
89 |
if ((d->irq_enable & IER_ETXRDY && d->reg[com_iir] & IIR_TXRDY) || |
/* |
90 |
(d->irq_enable & IER_ERXRDY && d->reg[com_iir] & IIR_RXRDY)) { |
* If interrupts are enabled, and interrupts are pending, then |
91 |
|
* cause a CPU interrupt. |
92 |
|
*/ |
93 |
|
if (((d->reg[com_ier] & IER_ETXRDY) && (d->reg[com_iir] & IIR_TXRDY)) || |
94 |
|
((d->reg[com_ier] & IER_ERXRDY) && (d->reg[com_iir] & IIR_RXRDY))) { |
95 |
d->reg[com_iir] &= ~IIR_NOPEND; |
d->reg[com_iir] &= ~IIR_NOPEND; |
96 |
if (d->reg[com_mcr] & MCR_IENABLE) |
if (d->reg[com_mcr] & MCR_IENABLE) |
97 |
cpu_interrupt(cpu, d->irqnr); |
cpu_interrupt(cpu, d->irqnr); |
98 |
|
} else { |
99 |
|
d->reg[com_iir] |= IIR_NOPEND; |
100 |
|
cpu_interrupt_ack(cpu, d->irqnr); |
101 |
} |
} |
102 |
} |
} |
103 |
|
|
115 |
|
|
116 |
idata = memory_readmax64(cpu, data, len); |
idata = memory_readmax64(cpu, data, len); |
117 |
|
|
118 |
/* Always ready to transmit: */ |
/* The NS16550 should be accessed using byte read/writes: */ |
119 |
|
if (len != 1) |
120 |
|
fatal("[ ns16550: len=%i, idata=0x%16llx! ]\n", |
121 |
|
len, (long long)idata); |
122 |
|
|
123 |
|
/* |
124 |
|
* Always ready to transmit: |
125 |
|
*/ |
126 |
d->reg[com_lsr] |= LSR_TXRDY | LSR_TSRE; |
d->reg[com_lsr] |= LSR_TXRDY | LSR_TSRE; |
127 |
d->reg[com_lsr] &= ~LSR_RXRDY; |
d->reg[com_msr] |= MSR_DCD | MSR_DSR | MSR_CTS; |
|
d->reg[com_msr] = MSR_DCD | MSR_DSR | MSR_CTS; |
|
128 |
|
|
129 |
#ifdef DISABLE_FIFO |
d->reg[com_iir] &= ~0xf0; |
130 |
/* FIFO turned off: */ |
if (d->enable_fifo) |
131 |
d->reg[com_iir] &= 0x0f; |
d->reg[com_iir] |= ((d->fcr << 5) & 0xc0); |
132 |
#endif |
|
133 |
|
d->reg[com_lsr] &= ~LSR_RXRDY; |
134 |
if (d->in_use) { |
if (d->in_use && console_charavail(d->console_handle)) |
135 |
if (console_charavail(d->console_handle)) { |
d->reg[com_lsr] |= LSR_RXRDY; |
|
d->reg[com_lsr] |= LSR_RXRDY; |
|
|
} |
|
|
} |
|
136 |
|
|
137 |
relative_addr /= d->addrmult; |
relative_addr /= d->addrmult; |
138 |
|
|
139 |
|
if (relative_addr >= DEV_NS16550_LENGTH) { |
140 |
|
fatal("[ ns16550: outside register space? relative_addr=" |
141 |
|
"0x%llx. bad addrmult? bad device length? ]\n", |
142 |
|
(long long)relative_addr); |
143 |
|
return 0; |
144 |
|
} |
145 |
|
|
146 |
switch (relative_addr) { |
switch (relative_addr) { |
147 |
case com_data: /* com_data or com_dlbl */ |
|
148 |
|
case com_data: /* data AND low byte of the divisor */ |
149 |
/* Read/write of the Divisor value: */ |
/* Read/write of the Divisor value: */ |
150 |
if (d->dlab) { |
if (d->dlab) { |
151 |
if (writeflag == MEM_WRITE) { |
/* Write or read the low byte of the divisor: */ |
152 |
/* Set the low byte of the divisor: */ |
if (writeflag == MEM_WRITE) |
153 |
d->divisor &= ~0xff; |
d->divisor = (d->divisor & 0xff00) | idata; |
154 |
d->divisor |= (idata & 0xff); |
else |
|
} else { |
|
155 |
odata = d->divisor & 0xff; |
odata = d->divisor & 0xff; |
|
} |
|
156 |
break; |
break; |
157 |
} |
} |
158 |
|
|
159 |
/* Read write of data: */ |
/* Read/write of data: */ |
160 |
if (writeflag == MEM_WRITE) { |
if (writeflag == MEM_WRITE) { |
161 |
if (d->reg[com_mcr] & MCR_LOOPBACK) { |
if (d->reg[com_mcr] & MCR_LOOPBACK) |
162 |
console_makeavail(d->console_handle, idata); |
console_makeavail(d->console_handle, idata); |
163 |
} else { |
else |
|
#if 0 |
|
|
/* Ugly hack: don't show form feeds: */ |
|
|
if (idata != 12) |
|
|
#endif |
|
164 |
console_putchar(d->console_handle, idata); |
console_putchar(d->console_handle, idata); |
|
} |
|
|
|
|
165 |
d->reg[com_iir] |= IIR_TXRDY; |
d->reg[com_iir] |= IIR_TXRDY; |
|
dev_ns16550_tick(cpu, d); |
|
|
return 1; |
|
166 |
} else { |
} else { |
167 |
if (d->in_use) |
if (d->in_use) |
168 |
odata = console_readchar(d->console_handle); |
odata = console_readchar(d->console_handle); |
169 |
else |
else |
170 |
odata = 0; |
odata = 0; |
|
dev_ns16550_tick(cpu, d); |
|
171 |
} |
} |
172 |
|
dev_ns16550_tick(cpu, d); |
173 |
break; |
break; |
174 |
|
|
175 |
case com_ier: /* interrupt enable AND high byte of the divisor */ |
case com_ier: /* interrupt enable AND high byte of the divisor */ |
176 |
/* Read/write of the Divisor value: */ |
/* Read/write of the Divisor value: */ |
177 |
if (d->dlab) { |
if (d->dlab) { |
178 |
if (writeflag == MEM_WRITE) { |
if (writeflag == MEM_WRITE) { |
179 |
/* Set the high byte of the divisor: */ |
/* Set the high byte of the divisor: */ |
180 |
d->divisor &= ~0xff00; |
d->divisor = (d->divisor & 0xff) | (idata << 8); |
181 |
d->divisor |= ((idata & 0xff) << 8); |
debug("[ ns16550: speed set to %i bps ]\n", |
182 |
debug("[ ns16550 speed set to %i bps ]\n", |
(int)(115200 / d->divisor)); |
183 |
115200 / d->divisor); |
} else |
184 |
} else { |
odata = d->divisor >> 8; |
|
odata = (d->divisor & 0xff00) >> 8; |
|
|
} |
|
185 |
break; |
break; |
186 |
} |
} |
187 |
|
|
189 |
if (writeflag == MEM_WRITE) { |
if (writeflag == MEM_WRITE) { |
190 |
/* This is to supress Linux' behaviour */ |
/* This is to supress Linux' behaviour */ |
191 |
if (idata != 0) |
if (idata != 0) |
192 |
debug("[ ns16550 write to ier: 0x%02x ]\n", |
debug("[ ns16550: write to ier: 0x%02x ]\n", |
193 |
idata); |
(int)idata); |
194 |
|
|
195 |
/* Needed for NetBSD 2.0, but not 1.6.2? */ |
/* Needed for NetBSD 2.0.x, but not 1.6.2? */ |
196 |
if (!(d->irq_enable & IER_ETXRDY) |
if (!(d->reg[com_ier] & IER_ETXRDY) |
197 |
&& (idata & IER_ETXRDY)) |
&& (idata & IER_ETXRDY)) |
198 |
d->reg[com_iir] |= IIR_TXRDY; |
d->reg[com_iir] |= IIR_TXRDY; |
199 |
|
|
200 |
d->irq_enable = idata; |
d->reg[com_ier] = idata; |
201 |
dev_ns16550_tick(cpu, d); |
dev_ns16550_tick(cpu, d); |
202 |
} else { |
} else |
203 |
odata = d->reg[relative_addr]; |
odata = d->reg[com_ier]; |
|
} |
|
204 |
break; |
break; |
205 |
|
|
206 |
case com_iir: /* interrupt identification (r), fifo control (w) */ |
case com_iir: /* interrupt identification (r), fifo control (w) */ |
207 |
if (writeflag == MEM_WRITE) { |
if (writeflag == MEM_WRITE) { |
208 |
debug("[ ns16550 write to fifo control ]\n"); |
debug("[ ns16550: write to fifo control: 0x%02x ]\n", |
209 |
d->reg[relative_addr] = idata; |
(int)idata); |
210 |
|
d->fcr = idata; |
211 |
} else { |
} else { |
212 |
odata = d->reg[relative_addr]; |
odata = d->reg[com_iir]; |
213 |
debug("[ ns16550 read from iir: 0x%02x ]\n", odata); |
debug("[ ns16550: read from iir: 0x%02x ]\n", |
214 |
|
(int)odata); |
215 |
dev_ns16550_tick(cpu, d); |
dev_ns16550_tick(cpu, d); |
216 |
} |
} |
217 |
break; |
break; |
218 |
|
|
219 |
case com_lsr: |
case com_lsr: |
220 |
if (writeflag == MEM_WRITE) { |
if (writeflag == MEM_WRITE) { |
221 |
debug("[ ns16550 write to lsr ]\n"); |
debug("[ ns16550: write to lsr: 0x%02x ]\n", |
222 |
d->reg[relative_addr] = idata; |
(int)idata); |
223 |
|
d->reg[com_lsr] = idata; |
224 |
} else { |
} else { |
225 |
odata = d->reg[relative_addr]; |
odata = d->reg[com_lsr]; |
226 |
|
/* debug("[ ns16550: read from lsr: 0x%02x ]\n", |
227 |
|
(int)odata); */ |
228 |
} |
} |
229 |
break; |
break; |
230 |
|
|
231 |
case com_msr: |
case com_msr: |
232 |
if (writeflag == MEM_WRITE) { |
if (writeflag == MEM_WRITE) { |
233 |
debug("[ ns16550 write to msr ]\n"); |
debug("[ ns16550: write to msr: 0x%02x ]\n", |
234 |
d->reg[relative_addr] = idata; |
(int)idata); |
235 |
|
d->reg[com_msr] = idata; |
236 |
} else { |
} else { |
237 |
odata = d->reg[relative_addr]; |
odata = d->reg[com_msr]; |
238 |
|
debug("[ ns16550: read from msr: 0x%02x ]\n", |
239 |
|
(int)odata); |
240 |
} |
} |
241 |
break; |
break; |
242 |
|
|
243 |
case com_lctl: |
case com_lctl: |
244 |
if (writeflag == MEM_WRITE) { |
if (writeflag == MEM_WRITE) { |
245 |
d->reg[relative_addr] = idata; |
d->reg[com_lctl] = idata; |
246 |
switch (idata & 0x7) { |
switch (idata & 0x7) { |
247 |
case 0: d->databits = 5; d->stopbits = "1"; break; |
case 0: d->databits = 5; d->stopbits = "1"; break; |
248 |
case 1: d->databits = 6; d->stopbits = "1"; break; |
case 1: d->databits = 6; d->stopbits = "1"; break; |
266 |
|
|
267 |
d->dlab = idata & 0x80? 1 : 0; |
d->dlab = idata & 0x80? 1 : 0; |
268 |
|
|
269 |
debug("[ ns16550 write to lctl: 0x%02x (%s%s" |
debug("[ ns16550: write to lctl: 0x%02x (%s%s" |
270 |
"setting mode %i%c%s) ]\n", |
"setting mode %i%c%s) ]\n", |
271 |
(int)idata, |
(int)idata, |
272 |
d->dlab? "Divisor Latch access, " : "", |
d->dlab? "Divisor Latch access, " : "", |
273 |
idata&0x40? "sending BREAK, " : "", |
idata&0x40? "sending BREAK, " : "", |
274 |
d->databits, d->parity, d->stopbits); |
d->databits, d->parity, d->stopbits); |
275 |
} else { |
} else { |
276 |
odata = d->reg[relative_addr]; |
odata = d->reg[com_lctl]; |
277 |
debug("[ ns16550 read from lctl: 0x%02x ]\n", odata); |
debug("[ ns16550: read from lctl: 0x%02x ]\n", |
278 |
|
(int)odata); |
279 |
} |
} |
280 |
break; |
break; |
281 |
|
|
282 |
case com_mcr: |
case com_mcr: |
283 |
if (writeflag == MEM_WRITE) { |
if (writeflag == MEM_WRITE) { |
284 |
d->reg[relative_addr] = idata; |
d->reg[com_mcr] = idata; |
285 |
debug("[ ns16550 write to mcr: 0x%02x ]\n", idata); |
debug("[ ns16550: write to mcr: 0x%02x ]\n", |
286 |
|
(int)idata); |
287 |
} else { |
} else { |
288 |
odata = d->reg[relative_addr]; |
odata = d->reg[com_mcr]; |
289 |
debug("[ ns16550 read from mcr: 0x%02x ]\n", odata); |
debug("[ ns16550: read from mcr: 0x%02x ]\n", |
290 |
|
(int)odata); |
291 |
} |
} |
292 |
break; |
break; |
293 |
|
|
294 |
default: |
default: |
295 |
if (writeflag==MEM_READ) { |
if (writeflag==MEM_READ) { |
296 |
debug("[ ns16550 read from reg %i ]\n", |
debug("[ ns16550: read from reg %i ]\n", |
297 |
(int)relative_addr); |
(int)relative_addr); |
298 |
odata = d->reg[relative_addr]; |
odata = d->reg[relative_addr]; |
299 |
} else { |
} else { |
300 |
debug("[ ns16550 write to reg %i:", |
debug("[ ns16550: write to reg %i:", |
301 |
(int)relative_addr); |
(int)relative_addr); |
302 |
for (i=0; i<len; i++) |
for (i=0; i<len; i++) |
303 |
debug(" %02x", data[i]); |
debug(" %02x", data[i]); |
314 |
|
|
315 |
|
|
316 |
/* |
/* |
317 |
* dev_ns16550_init(): |
* devinit_ns16550(): |
318 |
*/ |
*/ |
319 |
int dev_ns16550_init(struct machine *machine, struct memory *mem, |
int devinit_ns16550(struct devinit *devinit) |
|
uint64_t baseaddr, int irq_nr, int addrmult, int in_use, |
|
|
char *name) |
|
320 |
{ |
{ |
321 |
struct ns_data *d; |
struct ns_data *d = malloc(sizeof(struct ns_data)); |
322 |
size_t nlen; |
size_t nlen; |
323 |
char *name2; |
char *name; |
324 |
|
|
|
d = malloc(sizeof(struct ns_data)); |
|
325 |
if (d == NULL) { |
if (d == NULL) { |
326 |
fprintf(stderr, "out of memory\n"); |
fprintf(stderr, "out of memory\n"); |
327 |
exit(1); |
exit(1); |
328 |
} |
} |
329 |
memset(d, 0, sizeof(struct ns_data)); |
memset(d, 0, sizeof(struct ns_data)); |
330 |
d->irqnr = irq_nr; |
d->irqnr = devinit->irq_nr; |
331 |
d->addrmult = addrmult; |
d->addrmult = devinit->addr_mult; |
332 |
d->in_use = in_use; |
d->in_use = devinit->in_use; |
333 |
d->dlab = 0; |
d->enable_fifo = 1; |
334 |
d->divisor = 115200 / 9600; |
d->dlab = 0; |
335 |
d->databits = 8; |
d->divisor = 115200 / 9600; |
336 |
d->parity = 'N'; |
d->databits = 8; |
337 |
d->stopbits = "1"; |
d->parity = 'N'; |
338 |
d->console_handle = console_start_slave(machine, name); |
d->stopbits = "1"; |
339 |
|
d->console_handle = |
340 |
nlen = strlen(name) + 20; |
console_start_slave(devinit->machine, devinit->name); |
341 |
name2 = malloc(nlen); |
|
342 |
if (name2 == NULL) { |
nlen = strlen(devinit->name) + 10; |
343 |
fprintf(stderr, "out of memory in dev_ns16550_init()\n"); |
if (devinit->name2 != NULL) |
344 |
|
nlen += strlen(devinit->name2); |
345 |
|
name = malloc(nlen); |
346 |
|
if (name == NULL) { |
347 |
|
fprintf(stderr, "out of memory\n"); |
348 |
exit(1); |
exit(1); |
349 |
} |
} |
350 |
if (name != NULL && name[0]) |
if (devinit->name2 != NULL && devinit->name2[0]) |
351 |
snprintf(name2, nlen, "ns16550 [%s]", name); |
snprintf(name, nlen, "%s [%s]", devinit->name, devinit->name2); |
352 |
else |
else |
353 |
snprintf(name2, nlen, "ns16550"); |
snprintf(name, nlen, "%s", devinit->name); |
354 |
|
|
355 |
memory_device_register(mem, name2, baseaddr, |
memory_device_register(devinit->machine->memory, name, devinit->addr, |
356 |
DEV_NS16550_LENGTH * addrmult, dev_ns16550_access, d, |
DEV_NS16550_LENGTH * d->addrmult, dev_ns16550_access, d, |
357 |
MEM_DEFAULT, NULL); |
MEM_DEFAULT, NULL); |
358 |
machine_add_tickfunction(machine, dev_ns16550_tick, |
machine_add_tickfunction(devinit->machine, |
359 |
d, NS16550_TICK_SHIFT); |
dev_ns16550_tick, d, TICK_SHIFT); |
360 |
|
|
361 |
|
/* |
362 |
|
* NOTE: Ugly cast into a pointer, because this is a convenient way |
363 |
|
* to return the console handle to code in src/machine.c. |
364 |
|
*/ |
365 |
|
devinit->return_ptr = (void *)(size_t)d->console_handle; |
366 |
|
|
367 |
return d->console_handle; |
return 1; |
368 |
} |
} |
369 |
|
|