1 |
/* |
2 |
* Copyright (C) 2003-2007 Anders Gavare. All rights reserved. |
3 |
* |
4 |
* Redistribution and use in source and binary forms, with or without |
5 |
* modification, are permitted provided that the following conditions are met: |
6 |
* |
7 |
* 1. Redistributions of source code must retain the above copyright |
8 |
* notice, this list of conditions and the following disclaimer. |
9 |
* 2. Redistributions in binary form must reproduce the above copyright |
10 |
* notice, this list of conditions and the following disclaimer in the |
11 |
* documentation and/or other materials provided with the distribution. |
12 |
* 3. The name of the author may not be used to endorse or promote products |
13 |
* derived from this software without specific prior written permission. |
14 |
* |
15 |
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
16 |
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
17 |
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
18 |
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
19 |
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
20 |
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
21 |
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
22 |
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
23 |
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
24 |
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
25 |
* SUCH DAMAGE. |
26 |
* |
27 |
* |
28 |
* $Id: dev_gt.c,v 1.52 2007/06/15 19:11:15 debug Exp $ |
29 |
* |
30 |
* COMMENT: Galileo Technology GT-64xxx PCI controller |
31 |
* |
32 |
* GT-64011 Used in Cobalt machines. |
33 |
* GT-64120 Used in evbmips machines (Malta). |
34 |
* GT-64260 Used in mvmeppc machines. |
35 |
*/ |
36 |
|
37 |
#include <stdio.h> |
38 |
#include <stdlib.h> |
39 |
#include <string.h> |
40 |
|
41 |
#include "bus_pci.h" |
42 |
#include "cpu.h" |
43 |
#include "devices.h" |
44 |
#include "interrupt.h" |
45 |
#include "machine.h" |
46 |
#include "memory.h" |
47 |
#include "misc.h" |
48 |
#include "timer.h" |
49 |
|
50 |
#include "gtreg.h" |
51 |
|
52 |
|
53 |
#define TICK_SHIFT 14 |
54 |
|
55 |
/* #define debug fatal */ |
56 |
|
57 |
#define PCI_PRODUCT_GALILEO_GT64011 0x4146 /* GT-64011 */ |
58 |
#define PCI_PRODUCT_GALILEO_GT64120 0x4620 /* GT-64120 */ |
59 |
#define PCI_PRODUCT_GALILEO_GT64260 0x6430 /* GT-64260 */ |
60 |
|
61 |
|
62 |
struct gt_data { |
63 |
int type; |
64 |
|
65 |
struct timer *timer; |
66 |
struct interrupt timer0_irq; |
67 |
int interrupt_hz; |
68 |
int pending_timer0_interrupts; |
69 |
|
70 |
/* Address decode registers: */ |
71 |
uint32_t decode[GT_N_DECODE_REGS]; |
72 |
|
73 |
struct pci_data *pci_data; |
74 |
}; |
75 |
|
76 |
|
77 |
/* |
78 |
* timer_tick(): |
79 |
* |
80 |
* Called d->interrupt_hz times per (real-world) second. |
81 |
*/ |
82 |
static void timer_tick(struct timer *timer, void *extra) |
83 |
{ |
84 |
struct gt_data *d = extra; |
85 |
d->pending_timer0_interrupts ++; |
86 |
} |
87 |
|
88 |
|
89 |
DEVICE_TICK(gt) |
90 |
{ |
91 |
struct gt_data *d = extra; |
92 |
if (d->pending_timer0_interrupts > 0) |
93 |
INTERRUPT_ASSERT(d->timer0_irq); |
94 |
} |
95 |
|
96 |
|
97 |
DEVICE_ACCESS(gt) |
98 |
{ |
99 |
struct gt_data *d = extra; |
100 |
uint64_t idata = 0, odata = 0; |
101 |
int bus, dev, func, reg; |
102 |
size_t i; |
103 |
|
104 |
if (writeflag == MEM_WRITE) |
105 |
idata = memory_readmax64(cpu, data, len); |
106 |
|
107 |
switch (relative_addr) { |
108 |
|
109 |
case GT_PCI0IOLD_OFS: |
110 |
case GT_PCI0IOHD_OFS: |
111 |
case GT_PCI0M0LD_OFS: |
112 |
case GT_PCI0M0HD_OFS: |
113 |
case GT_PCI0M1LD_OFS: |
114 |
case GT_PCI0M1HD_OFS: |
115 |
case GT_PCI0IOREMAP_OFS: |
116 |
case GT_PCI0M0REMAP_OFS: |
117 |
case GT_PCI0M1REMAP_OFS: |
118 |
if (writeflag == MEM_READ) { |
119 |
odata = d->decode[relative_addr / 8]; |
120 |
debug("[ gt: read from offset 0x%x: 0x%x ]\n", |
121 |
(int)relative_addr, (int)odata); |
122 |
} else { |
123 |
d->decode[relative_addr / 8] = idata; |
124 |
fatal("[ gt: write to offset 0x%x: 0x%x (TODO) ]\n", |
125 |
(int)relative_addr, (int)idata); |
126 |
} |
127 |
break; |
128 |
|
129 |
case GT_PCI0_CMD_OFS: |
130 |
if (writeflag == MEM_WRITE) { |
131 |
debug("[ gt: write to GT_PCI0_CMD: 0x%08x (TODO) ]\n", |
132 |
(int)idata); |
133 |
} else { |
134 |
debug("[ gt: read from GT_PCI0_CMD (0x%08x) (TODO) ]\n", |
135 |
(int)odata); |
136 |
} |
137 |
break; |
138 |
|
139 |
case GT_INTR_CAUSE: |
140 |
if (writeflag == MEM_WRITE) { |
141 |
debug("[ gt: write to GT_INTR_CAUSE: 0x%08x ]\n", |
142 |
(int)idata); |
143 |
return 1; |
144 |
} else { |
145 |
odata = GTIC_T0EXP; |
146 |
INTERRUPT_DEASSERT(d->timer0_irq); |
147 |
|
148 |
if (d->pending_timer0_interrupts > 0) |
149 |
d->pending_timer0_interrupts --; |
150 |
|
151 |
debug("[ gt: read from GT_INTR_CAUSE (0x%08x) ]\n", |
152 |
(int)odata); |
153 |
} |
154 |
break; |
155 |
|
156 |
case GT_PCI0_INTR_ACK: |
157 |
odata = cpu->machine->isa_pic_data.last_int; |
158 |
|
159 |
fatal("TODO: GT_PCI0_INTR_ACK\n"); |
160 |
|
161 |
// cpu_interrupt_ack(cpu, d->pci_irqbase + odata); |
162 |
break; |
163 |
|
164 |
case GT_TIMER_CTRL: |
165 |
if (writeflag == MEM_WRITE) { |
166 |
if (idata & ENTC0) { |
167 |
/* TODO: Don't hardcode this. */ |
168 |
d->interrupt_hz = 100; |
169 |
if (d->timer == NULL) |
170 |
d->timer = timer_add(d->interrupt_hz, |
171 |
timer_tick, d); |
172 |
else |
173 |
timer_update_frequency(d->timer, |
174 |
d->interrupt_hz); |
175 |
} |
176 |
} |
177 |
break; |
178 |
|
179 |
case GT_PCI0_CFG_ADDR: |
180 |
if (cpu->byte_order != EMUL_LITTLE_ENDIAN) { |
181 |
fatal("[ gt: TODO: big endian PCI access ]\n"); |
182 |
exit(1); |
183 |
} |
184 |
bus_pci_decompose_1(idata, &bus, &dev, &func, ®); |
185 |
bus_pci_setaddr(cpu, d->pci_data, bus, dev, func, reg); |
186 |
break; |
187 |
|
188 |
case GT_PCI0_CFG_DATA: |
189 |
if (cpu->byte_order != EMUL_LITTLE_ENDIAN) { |
190 |
fatal("[ gt: TODO: big endian PCI access ]\n"); |
191 |
exit(1); |
192 |
} |
193 |
bus_pci_data_access(cpu, d->pci_data, writeflag == MEM_READ? |
194 |
&odata : &idata, len, writeflag); |
195 |
break; |
196 |
|
197 |
default: |
198 |
if (writeflag == MEM_READ) { |
199 |
debug("[ gt: read from addr 0x%x ]\n", |
200 |
(int)relative_addr); |
201 |
} else { |
202 |
debug("[ gt: write to addr 0x%x:", (int)relative_addr); |
203 |
for (i=0; i<len; i++) |
204 |
debug(" %02x", data[i]); |
205 |
debug(" ]\n"); |
206 |
} |
207 |
} |
208 |
|
209 |
if (writeflag == MEM_READ) |
210 |
memory_writemax64(cpu, data, len, odata); |
211 |
|
212 |
return 1; |
213 |
} |
214 |
|
215 |
|
216 |
/* |
217 |
* dev_gt_init(): |
218 |
* |
219 |
* Initialize a Gallileo PCI controller device. First, the controller itself |
220 |
* is added to the bus, then a pointer to the bus is returned. |
221 |
*/ |
222 |
struct pci_data *dev_gt_init(struct machine *machine, struct memory *mem, |
223 |
uint64_t baseaddr, char *timer_irq_path, char *isa_irq_path, int type) |
224 |
{ |
225 |
struct gt_data *d; |
226 |
uint64_t pci_portbase = 0, pci_membase = 0; |
227 |
uint64_t isa_portbase = 0, isa_membase = 0; |
228 |
uint64_t pci_io_offset = 0, pci_mem_offset = 0; |
229 |
char *gt_name = "NO"; |
230 |
|
231 |
CHECK_ALLOCATION(d = malloc(sizeof(struct gt_data))); |
232 |
memset(d, 0, sizeof(struct gt_data)); |
233 |
|
234 |
INTERRUPT_CONNECT(timer_irq_path, d->timer0_irq); |
235 |
|
236 |
switch (type) { |
237 |
case 11: |
238 |
/* Cobalt: */ |
239 |
d->type = PCI_PRODUCT_GALILEO_GT64011; |
240 |
gt_name = "gt64011"; |
241 |
pci_io_offset = 0; |
242 |
pci_mem_offset = 0; |
243 |
pci_portbase = 0x10000000ULL; |
244 |
pci_membase = 0x10100000ULL; |
245 |
isa_portbase = 0x10000000ULL; |
246 |
isa_membase = 0x10100000ULL; |
247 |
break; |
248 |
case 120: |
249 |
/* EVBMIPS (Malta): */ |
250 |
d->type = PCI_PRODUCT_GALILEO_GT64120; |
251 |
gt_name = "gt64120"; |
252 |
pci_io_offset = 0; |
253 |
pci_mem_offset = 0; |
254 |
pci_portbase = 0x18000000ULL; |
255 |
pci_membase = 0x10000000ULL; |
256 |
isa_portbase = 0x18000000ULL; |
257 |
isa_membase = 0x10000000ULL; |
258 |
break; |
259 |
case 260: |
260 |
/* MVMEPPC (mvme5500): */ |
261 |
d->type = PCI_PRODUCT_GALILEO_GT64260; |
262 |
gt_name = "gt64260"; |
263 |
pci_io_offset = 0; |
264 |
pci_mem_offset = 0; |
265 |
pci_portbase = 0x18000000ULL; |
266 |
pci_membase = 0x10000000ULL; |
267 |
isa_portbase = 0x18000000ULL; |
268 |
isa_membase = 0x10000000ULL; |
269 |
break; |
270 |
default:fatal("dev_gt_init(): unimplemented GT type (%i).\n", type); |
271 |
exit(1); |
272 |
} |
273 |
|
274 |
|
275 |
/* |
276 |
* TODO: FIX THESE! Hardcoded numbers = bad. |
277 |
*/ |
278 |
d->decode[GT_PCI0IOLD_OFS / 8] = pci_portbase >> 21; |
279 |
d->decode[GT_PCI0IOHD_OFS / 8] = 0x40; |
280 |
d->decode[GT_PCI0M0LD_OFS / 8] = 0x80; |
281 |
d->decode[GT_PCI0M0HD_OFS / 8] = 0x3f; |
282 |
d->decode[GT_PCI0M1LD_OFS / 8] = 0xc1; |
283 |
d->decode[GT_PCI0M1HD_OFS / 8] = 0x5e; |
284 |
d->decode[GT_PCI0IOREMAP_OFS / 8] = d->decode[GT_PCI0IOLD_OFS / 8]; |
285 |
d->decode[GT_PCI0M0REMAP_OFS / 8] = d->decode[GT_PCI0M0LD_OFS / 8]; |
286 |
d->decode[GT_PCI0M1REMAP_OFS / 8] = d->decode[GT_PCI0M1LD_OFS / 8]; |
287 |
|
288 |
d->pci_data = bus_pci_init(machine, |
289 |
"TODO_gt_irq", pci_io_offset, pci_mem_offset, |
290 |
pci_portbase, pci_membase, "TODO_pci_irqbase", |
291 |
isa_portbase, isa_membase, isa_irq_path); |
292 |
|
293 |
/* |
294 |
* According to NetBSD/cobalt: |
295 |
* pchb0 at pci0 dev 0 function 0: Galileo GT-64011 |
296 |
* System Controller, rev 1 |
297 |
*/ |
298 |
bus_pci_add(machine, d->pci_data, mem, 0, 0, 0, gt_name); |
299 |
|
300 |
memory_device_register(mem, "gt", baseaddr, DEV_GT_LENGTH, |
301 |
dev_gt_access, d, DM_DEFAULT, NULL); |
302 |
machine_add_tickfunction(machine, dev_gt_tick, d, TICK_SHIFT); |
303 |
|
304 |
return d->pci_data; |
305 |
} |
306 |
|