/[gxemul]/trunk/src/devices/dev_dreamcast_gdrom.c
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Contents of /trunk/src/devices/dev_dreamcast_gdrom.c

Parent Directory Parent Directory | Revision Log Revision Log

Revision 34 - (show annotations)
Mon Oct 8 16:21:17 2007 UTC (16 years, 7 months ago) by dpavlin
File MIME type: text/plain
File size: 8342 byte(s) 
++ trunk/HISTORY	(local)
$Id: HISTORY,v 1.1480 2007/02/19 01:34:42 debug Exp $
20061029	Changing usleep(1) calls in the debugger to usleep(10000)
20061107	Adding a new disk image option (-d o...) which sets the ISO9660
		filesystem base offset; also making some other hacks to allow
		NetBSD/dreamcast and homebrew demos/games to boot directly
		from a filesystem image.
		Moving Dreamcast-specific stuff in the documentation to its
		own page (dreamcast.html).
		Adding a border to the Dreamcast PVR framebuffer.
20061108	Adding a -T command line option (again?), for halting the
		emulator on unimplemented memory accesses.
20061109	Continuing on various SH4 and Dreamcast related things.
		The emulator should now halt on more unimplemented device
		accesses, instead of just printing a warning, forcing me to
		actually implement missing stuff :)
20061111	Continuing on SH4 and Dreamcast stuff.
		Adding a bogus Landisk (SH4) machine mode.
20061112	Implementing some parts of the Dreamcast GDROM device. With
		some ugly hacks, NetBSD can (barely) mount an ISO image.
20061113	NetBSD/dreamcast now starts booting from the Live CD image,
		but crashes randomly quite early on in the boot process.
20061122	Beginning on a skeleton interrupt.h and interrupt.c for the
		new interrupt subsystem.
20061124	Continuing on the new interrupt system; taking the first steps
		to attempt to connect CPUs (SuperH and MIPS) and devices
		(dev_cons and SH4 timer interrupts) to it. Many things will
		probably break from now on.
20061125	Converting dev_ns16550, dev_8253 to the new interrupt system.
		Attempting to begin to convert the ISA bus.
20061130	Incorporating a patch from Brian Foley for the configure
		script, which checks for X11 libs in /usr/X11R6/lib64 (which
		is used on some Linux systems).
20061227	Adding a note in the man page about booting from Dreamcast
		CDROM images (i.e. that no external kernel is needed).
20061229	Continuing on the interrupt system rewrite: beginning to
		convert more devices, adding abort() calls for legacy interrupt
		system calls so that everything now _has_ to be rewritten!
		Almost all machine modes are now completely broken.
20061230	More progress on removing old interrupt code, mostly related
		to the ISA bus + devices, the LCA bus (on AlphaBook1), and
		the Footbridge bus (for CATS). And some minor PCI stuff.
		Connecting the ARM cpu to the new interrupt system.
		The CATS, NetWinder, and QEMU_MIPS machine modes now work with
		the new interrupt system :)
20061231	Connecting PowerPC CPUs to the new interrupt system.
		Making PReP machines (IBM 6050) work again.
		Beginning to convert the GT PCI controller (for e.g. Malta
		and Cobalt emulation). Some things work, but not everything.
		Updating Copyright notices for 2007.
20070101	Converting dev_kn02 from legacy style to devinit; the 3max
		machine mode now works with the new interrupt system :-]
20070105	Beginning to convert the SGI O2 machine to the new interrupt
		system; finally converting O2 (IP32) devices to devinit, etc.
20070106	Continuing on the interrupt system redesign/rewrite; KN01
		(PMAX), KN230, and Dreamcast ASIC interrupts should work again,
		moving out stuff from machine.h and devices.h into the
		corresponding devices, beginning the rewrite of i80321
		interrupts, etc.
20070107	Beginning on the rewrite of Eagle interrupt stuff (PReP, etc).
20070117	Beginning the rewrite of Algor (V3) interrupts (finally
		changing dev_v3 into devinit style).
20070118	Removing the "bus" registry concept from machine.h, because
		it was practically meaningless.
		Continuing on the rewrite of Algor V3 ISA interrupts.
20070121	More work on Algor interrupts; they are now working again,
		well enough to run NetBSD/algor. :-)
20070122	Converting VR41xx (HPCmips) interrupts. NetBSD/hpcmips
		can be installed using the new interrupt system :-)
20070123	Making the testmips mode work with the new interrupt system.
20070127	Beginning to convert DEC5800 devices to devinit, and to the
		new interrupt system.
		Converting Playstation 2 devices to devinit, and converting
		the interrupt system. Also fixing a severe bug: the interrupt
		mask register on Playstation 2 is bitwise _toggled_ on writes.
20070128	Removing the dummy NetGear machine mode and the 8250 device
		(which was only used by the NetGear machine).
		Beginning to convert the MacPPC GC (Grand Central) interrupt
		controller to the new interrupt system.
		Converting Jazz interrupts (PICA61 etc.) to the new interrupt
		system. NetBSD/arc can be installed again :-)
		Fixing the JAZZ timer (hardcoding it at 100 Hz, works with
		NetBSD and it is better than a completely dummy timer as it
		was before).
		Converting dev_mp to the new interrupt system, although I
		haven't had time to actually test it yet.
		Completely removing src/machines/interrupts.c, cpu_interrupt
		and cpu_interrupt_ack in src/cpu.c, and
		src/include/machine_interrupts.h! Adding fatal error messages
		+ abort() in the few places that are left to fix.
		Converting dev_z8530 to the new interrupt system.
		FINALLY removing the md_int struct completely from the
		machine struct.
		SH4 fixes (adding a PADDR invalidation in the ITLB replacement
		code in memory_sh.c); the NetBSD/dreamcast LiveCD now runs
		all the way to the login prompt, and can be interacted with :-)
		Converting the CPC700 controller (PCI and interrupt controller
		for PM/PPC) to the new interrupt system.
20070129	Fixing MACE ISA interrupts (SGI IP32 emulation). Both NetBSD/
		sgimips' and OpenBSD/sgi's ramdisk kernels can now be
		interacted with again.
20070130	Moving out the MIPS multi_lw and _sw instruction combinations
		so that they are auto-generated at compile time instead.
20070131	Adding detection of amd64/x86_64 hosts in the configure script,
		for doing initial experiments (again :-) with native code
		generation.
		Adding a -k command line option to set the size of the dyntrans
		cache, and a -B command line option to disable native code
		generation, even if GXemul was compiled with support for
		native code generation for the specific host CPU architecture.
20070201	Experimenting with a skeleton for native code generation.
		Changing the default behaviour, so that native code generation
		is now disabled by default, and has to be enabled by using
		-b on the command line.
20070202	Continuing the native code generation experiments.
		Making PCI interrupts work for Footbridge again.
20070203	More native code generation experiments.
		Removing most of the native code generation experimental code,
		it does not make sense to include any quick hacks like this.
		Minor cleanup/removal of some more legacy MIPS interrupt code.
20070204	Making i80321 interrupts work again (for NetBSD/evbarm etc.),
		and fixing the timer at 100 Hz.
20070206	Experimenting with removing the wdc interrupt slowness hack.
20070207	Lowering the number of dyntrans TLB entries for MIPS from
		192 to 128, resulting in a minor speed improvement.
		Minor optimization to the code invalidation routine in
		cpu_dyntrans.c.
20070208	Increasing (experimentally) the nr of dyntrans instructions per
		loop from 60 to 120.
20070210	Commenting out (experimentally) the dyntrans_device_danger
		detection in memory_rw.c.
		Changing the testmips and baremips machines to use a revision 2
		MIPS64 CPU by default, instead of revision 1.
		Removing the dummy i960, IA64, x86, AVR32, and HP PA-RISC
		files, the PC bios emulation, and the Olivetti M700 (ARC) and
		db64360 emulation modes.
20070211	Adding an "mp" demo to the demos directory, which tests the
		SMP functionality of the testmips machine.
		Fixing PReP interrupts some more. NetBSD/prep now boots again.
20070216	Adding a "nop workaround" for booting Mach/PMAX to the
		documentation; thanks to Artur Bujdoso for the values.
		Converting more of the MacPPC interrupt stuff to the new
		system.
		Beginning to convert BeBox interrupts to the new system.
		PPC603e should NOT have the PPC_NO_DEC flag! Removing it.
		Correcting BeBox clock speed (it was set to 100 in the NetBSD
		bootinfo block, but should be 33000000/4), allowing NetBSD
		to start without using the (incorrect) PPC_NO_DEC hack.
20070217	Implementing (slow) AltiVec vector loads and stores, allowing
		NetBSD/macppc to finally boot using the GENERIC kernel :-)
		Updating the documentation with install instructions for
		NetBSD/macppc.
20070218-19	Regression testing for the release.

==============  RELEASE 0.4.4  ==============
1 /*
2 * Copyright (C) 2006-2007 Anders Gavare. All rights reserved.
3 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * 1. Redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer.
9 * 2. Redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution.
12 * 3. The name of the author may not be used to endorse or promote products
13 * derived from this software without specific prior written permission.
14 *
15 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
25 * SUCH DAMAGE.
26 *
27 *
28 * $Id: dev_dreamcast_gdrom.c,v 1.4 2007/02/03 20:14:23 debug Exp $
29 *
30 * Dreamcast GD-ROM.
31 *
32 * TODO: This is just a dummy so far.
33 */
34
35 #include <stdio.h>
36 #include <stdlib.h>
37 #include <string.h>
38
39 #include "cpu.h"
40 #include "device.h"
41 #include "diskimage.h"
42 #include "machine.h"
43 #include "memory.h"
44 #include "misc.h"
45
46 #include "dreamcast_sysasicvar.h"
47
48
49 /* #define debug fatal */
50
51 struct dreamcast_gdrom_data {
52 uint8_t busy; /* Busy status */
53 uint8_t stat; /* Status */
54 int cnt; /* Data length */
55 uint8_t cond;
56
57 int cmd_count;
58 uint8_t cmd[12];
59
60 uint8_t *data;
61 int data_len;
62 int cur_data_offset;
63 int cur_cnt;
64 };
65
66 /* Register offsets: */
67 #define GDROM_BUSY 0x18
68 #define GDROM_DATA 0x80
69 #define GDROM_REGX 0x84
70 #define GDROM_STAT 0x8c
71 #define GDROM_CNTLO 0x90
72 #define GDROM_CNTHI 0x94
73 #define GDROM_COND 0x9c
74
75 #define COND_DATA_AVAIL 0x08
76
77
78 static void alloc_data(struct dreamcast_gdrom_data *d)
79 {
80 d->data_len = d->cnt;
81 d->data = malloc(d->data_len);
82 if (d->data == NULL) {
83 fprintf(stderr, "GDROM alloc_data: out of memory\n");
84 exit(1);
85 }
86 memset(d->data, 0, d->data_len);
87 }
88
89
90 static void handle_command(struct cpu *cpu, struct dreamcast_gdrom_data *d)
91 {
92 int64_t sector_nr, sector_count;
93 int i, res;
94
95 debug("[ GDROM cmd: ");
96 for (i=0; i<12; i++)
97 debug("%02x ", d->cmd[i]);
98 debug("(cnt=%i) ]\n", d->cnt);
99
100 if (d->data != NULL)
101 free(d->data);
102 d->data = NULL;
103 d->cur_data_offset = 0;
104 d->cur_cnt = 0;
105
106 switch (d->cmd[0]) {
107
108 case 0x14:
109 /* Read Table-Of-Contents: */
110 if (d->cnt != 408) {
111 fatal("GDROM Read TOC not 408 bytes?\n");
112 exit(1);
113 }
114 alloc_data(d);
115
116 /* TODO: Fill TOC in a better way */
117 d->data[99*4] = 1; /* First track */
118 d->data[100*4] = 2; /* Last track */
119
120 d->data[0*4] = 0x10; /* Track 1 */
121 d->data[1*4] = 0x10; /* Track 2 */
122 break;
123
124 case 0x30:
125 /* Read sectors: */
126 if (d->cmd[1] != 0x20) {
127 fatal("GDROM unimplemented data format 0x%02x\n",
128 d->cmd[1]);
129 exit(1);
130 }
131 sector_nr = d->cmd[2] * 65536 + d->cmd[3] * 256 + d->cmd[4];
132 sector_count = d->cmd[8] * 65536 + d->cmd[9] * 256 + d->cmd[10];
133 if (d->cnt == 0)
134 d->cnt = 65536;
135 alloc_data(d);
136 if (sector_count * 2048 != d->data_len) {
137 fatal("Huh? GDROM data_len=0x%x, but sector_count"
138 "=0x%x\n", (int)d->data_len, (int)sector_count);
139 exit(1);
140 }
141
142 {
143 if (sector_nr >= 1376810)
144 sector_nr -= 1376810;
145 sector_nr -= 150;
146 if (sector_nr > 1048576)
147 sector_nr -= 1048576;
148 /* printf("sector nr = %i\n", (int)sector_nr); */
149
150 if (sector_nr < 1000)
151 sector_nr += (diskimage_get_baseoffset(cpu->machine, 0, DISKIMAGE_IDE)
152 / 2048);
153 }
154
155 res = diskimage_access(cpu->machine, 0, DISKIMAGE_IDE,
156 0, sector_nr * 2048, d->data, d->data_len);
157 if (!res) {
158 fatal("GDROM: diskimage_access failed? TODO\n");
159 // exit(1);
160 }
161 break;
162
163 case 0x70:
164 /* Mount: (?) */
165 break;
166
167 default:fatal("GDROM handle_command: unimplemented command 0x%02x"
168 "\n", d->cmd[0]);
169 exit(1);
170 }
171
172 if (d->data != NULL)
173 d->cond |= COND_DATA_AVAIL;
174
175 if (d->cnt == 65536)
176 d->cnt = 32768;
177
178 SYSASIC_TRIGGER_EVENT(SYSASIC_EVENT_GDROM);
179 }
180
181
182 DEVICE_ACCESS(dreamcast_gdrom)
183 {
184 struct dreamcast_gdrom_data *d = (struct dreamcast_gdrom_data *) extra;
185 uint64_t idata = 0, odata = 0;
186
187 if (writeflag == MEM_WRITE)
188 idata = memory_readmax64(cpu, data, len);
189
190 switch (relative_addr) {
191
192 case GDROM_BUSY:
193 if (writeflag == MEM_READ) {
194 odata = d->busy;
195 } else {
196 fatal("Write to GDROM_BUSY?\n");
197 exit(1);
198 }
199 break;
200
201 case GDROM_DATA:
202 if (len != sizeof(uint16_t)) {
203 fatal("Non-16bit GDROM data access? TODO\n");
204 exit(1);
205 }
206
207 if (writeflag == MEM_READ) {
208 if (!(d->cond & COND_DATA_AVAIL)) {
209 fatal("Read from GDROM_DATA when no data"
210 " is available? TODO\n");
211 exit(1);
212 }
213 if (d->cur_data_offset < d->data_len) {
214 odata = d->data[d->cur_data_offset ++];
215 odata |= (d->data[d->cur_data_offset ++] << 8);
216 d->cur_cnt += 2;
217 if (d->cur_cnt >= d->cnt) {
218 if (d->cur_data_offset >= d->data_len) {
219 d->cond &= ~COND_DATA_AVAIL;
220 } else {
221 d->cnt = d->data_len -
222 d->cur_data_offset;
223 d->cur_cnt = 0;
224 }
225 SYSASIC_TRIGGER_EVENT(
226 SYSASIC_EVENT_GDROM);
227 }
228 } else {
229 fatal("Read too much from GDROM_DATA\n");
230 exit(1);
231 }
232 } else {
233 if (d->busy & 0x08) {
234 if (d->cmd_count >= 12) {
235 fatal("Too much GDROM_DATA?\n");
236 exit(1);
237 }
238 /* Add data to cmd: */
239 d->cmd[d->cmd_count++] = idata;
240 d->cmd[d->cmd_count++] = idata >> 8;
241 if (d->cmd_count == 12) {
242 d->busy &= ~0x08;
243 handle_command(cpu, d);
244 }
245 } else {
246 fatal("Write to GDROM_DATA, but not waiting"
247 " for data?\n");
248 exit(1);
249 }
250 }
251 break;
252
253 case GDROM_REGX:
254 if (writeflag == MEM_READ) {
255 fatal("Read from GDROM_REGX?\n");
256 exit(1);
257 } else {
258 /* NetBSD/dreamcast writes 0 here. */
259 if (idata != 0) {
260 fatal("Write to GDROM_REGX?\n");
261 exit(1);
262 }
263 }
264 break;
265
266 case GDROM_STAT:
267 if (writeflag == MEM_READ) {
268 odata = d->stat;
269 } else {
270 fatal("Write to GDROM_STAT?\n");
271 exit(1);
272 }
273 break;
274
275 case GDROM_CNTLO:
276 if (writeflag == MEM_READ) {
277 odata = d->cnt & 0xff;
278 } else {
279 d->cnt = (d->cnt & 0xff00) | (idata & 0xff);
280 }
281 break;
282
283 case GDROM_CNTHI:
284 if (writeflag == MEM_READ) {
285 odata = (d->cnt >> 8) & 0xff;
286 } else {
287 d->cnt = (d->cnt & 0x00ff) | ((idata & 0xff) << 8);
288 }
289 break;
290
291 case GDROM_COND:
292 if (writeflag == MEM_READ) {
293 odata = d->cond;
294 } else {
295 d->cond = idata;
296
297 /*
298 * NetBSD/dreamcast writes 0xa0 to GDROM_COND to
299 * start a command. It expects (BUSY & 0x88) to
300 * be 0x08 after writing to GDROM_COND, and STAT
301 * to be not equal to 6. NetBSD then sends 6
302 * 16-bit data words to GDROM_DATA.
303 */
304 if (idata == 0xa0) {
305 d->stat = 0; /* TODO */
306 d->busy |= 0x08;
307 d->cmd_count = 0;
308 } else {
309 fatal("dreamcast_gdrom: unimplemented "
310 "GDROM_COND = 0x%02x\n", (int)idata);
311 exit(1);
312 }
313 }
314 break;
315
316 default:if (writeflag == MEM_READ) {
317 fatal("[ dreamcast_gdrom: read from addr 0x%x ]\n",
318 (int)relative_addr);
319 } else {
320 fatal("[ dreamcast_gdrom: write to addr 0x%x: 0x%x ]\n",
321 (int)relative_addr, (int)idata);
322 }
323 exit(1);
324 }
325
326 if (writeflag == MEM_READ)
327 memory_writemax64(cpu, data, len, odata);
328
329 return 1;
330 }
331
332
333 DEVINIT(dreamcast_gdrom)
334 {
335 struct machine *machine = devinit->machine;
336 struct dreamcast_gdrom_data *d =
337 malloc(sizeof(struct dreamcast_gdrom_data));
338 if (d == NULL) {
339 fprintf(stderr, "out of memory\n");
340 exit(1);
341 }
342 memset(d, 0, sizeof(struct dreamcast_gdrom_data));
343
344 memory_device_register(machine->memory, devinit->name,
345 0x005f7000, 0x100, dev_dreamcast_gdrom_access, d,
346 DM_DEFAULT, NULL);
347
348 return 1;
349 }
350
  ViewVC Help
Powered by ViewVC 1.1.26