1 |
dpavlin |
4 |
/* |
2 |
dpavlin |
22 |
* Copyright (C) 2003-2006 Anders Gavare. All rights reserved. |
3 |
dpavlin |
4 |
* |
4 |
|
|
* Redistribution and use in source and binary forms, with or without |
5 |
|
|
* modification, are permitted provided that the following conditions are met: |
6 |
|
|
* |
7 |
|
|
* 1. Redistributions of source code must retain the above copyright |
8 |
|
|
* notice, this list of conditions and the following disclaimer. |
9 |
|
|
* 2. Redistributions in binary form must reproduce the above copyright |
10 |
|
|
* notice, this list of conditions and the following disclaimer in the |
11 |
|
|
* documentation and/or other materials provided with the distribution. |
12 |
|
|
* 3. The name of the author may not be used to endorse or promote products |
13 |
|
|
* derived from this software without specific prior written permission. |
14 |
|
|
* |
15 |
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
16 |
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
17 |
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
18 |
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
19 |
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
20 |
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
21 |
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
22 |
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
23 |
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
24 |
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
25 |
|
|
* SUCH DAMAGE. |
26 |
|
|
* |
27 |
|
|
* |
28 |
dpavlin |
22 |
* $Id: dev_dc7085.c,v 1.54 2006/01/01 13:17:16 debug Exp $ |
29 |
dpavlin |
4 |
* |
30 |
|
|
* DC7085 serial controller, used in some DECstation models. |
31 |
|
|
*/ |
32 |
|
|
|
33 |
|
|
#include <stdio.h> |
34 |
|
|
#include <stdlib.h> |
35 |
|
|
#include <string.h> |
36 |
|
|
|
37 |
|
|
#include "console.h" |
38 |
|
|
#include "cpu.h" |
39 |
|
|
#include "devices.h" |
40 |
|
|
#include "machine.h" |
41 |
|
|
#include "memory.h" |
42 |
|
|
#include "misc.h" |
43 |
|
|
|
44 |
|
|
#include "dc7085.h" |
45 |
|
|
|
46 |
|
|
|
47 |
|
|
#define DC_TICK_SHIFT 14 |
48 |
|
|
|
49 |
|
|
#define MAX_QUEUE_LEN 4096 |
50 |
|
|
|
51 |
|
|
struct dc_data { |
52 |
|
|
struct dc7085regs regs; |
53 |
|
|
|
54 |
|
|
int console_handle; |
55 |
|
|
|
56 |
|
|
/* For slow_serial_interrupts_hack_for_linux: */ |
57 |
|
|
int just_transmitted_something; |
58 |
|
|
|
59 |
|
|
unsigned char rx_queue_char[MAX_QUEUE_LEN]; |
60 |
|
|
char rx_queue_lineno[MAX_QUEUE_LEN]; |
61 |
|
|
int cur_rx_queue_pos_write; |
62 |
|
|
int cur_rx_queue_pos_read; |
63 |
|
|
|
64 |
|
|
int tx_scanner; |
65 |
|
|
|
66 |
|
|
int irqnr; |
67 |
|
|
int use_fb; |
68 |
|
|
|
69 |
|
|
struct lk201_data lk201; |
70 |
|
|
}; |
71 |
|
|
|
72 |
|
|
|
73 |
|
|
/* |
74 |
|
|
* Add a character to the receive queue. |
75 |
|
|
*/ |
76 |
|
|
void add_to_rx_queue(void *e, int ch, int line_no) |
77 |
|
|
{ |
78 |
|
|
struct dc_data *d = (struct dc_data *) e; |
79 |
|
|
int entries_in_use = d->cur_rx_queue_pos_write - |
80 |
|
|
d->cur_rx_queue_pos_read; |
81 |
|
|
while (entries_in_use < 0) |
82 |
|
|
entries_in_use += MAX_QUEUE_LEN; |
83 |
|
|
|
84 |
|
|
/* Ignore mouse updates, if they come too often: */ |
85 |
|
|
if (entries_in_use > MAX_QUEUE_LEN/2 && line_no == DCMOUSE_PORT) |
86 |
|
|
return; |
87 |
|
|
|
88 |
|
|
d->rx_queue_char[d->cur_rx_queue_pos_write] = ch; |
89 |
|
|
d->rx_queue_lineno[d->cur_rx_queue_pos_write] = line_no; |
90 |
|
|
d->cur_rx_queue_pos_write ++; |
91 |
|
|
if (d->cur_rx_queue_pos_write == MAX_QUEUE_LEN) |
92 |
|
|
d->cur_rx_queue_pos_write = 0; |
93 |
|
|
|
94 |
|
|
if (d->cur_rx_queue_pos_write == d->cur_rx_queue_pos_read) |
95 |
|
|
fatal("warning: add_to_rx_queue(): rx_queue overrun!\n"); |
96 |
|
|
} |
97 |
|
|
|
98 |
|
|
|
99 |
|
|
/* |
100 |
|
|
* dev_dc7085_tick(): |
101 |
|
|
* |
102 |
|
|
* This function is called "every now and then". |
103 |
|
|
* If a key is available from the keyboard, add it to the rx queue. |
104 |
|
|
* If other bits are set, an interrupt might need to be caused. |
105 |
|
|
*/ |
106 |
|
|
void dev_dc7085_tick(struct cpu *cpu, void *extra) |
107 |
|
|
{ |
108 |
|
|
struct dc_data *d = extra; |
109 |
|
|
int avail; |
110 |
|
|
|
111 |
|
|
if (cpu->machine->slow_serial_interrupts_hack_for_linux) { |
112 |
|
|
/* |
113 |
|
|
* Special hack to prevent Linux from Oopsing. (This makes |
114 |
|
|
* interrupts not come as fast as possible.) |
115 |
|
|
*/ |
116 |
|
|
if (d->just_transmitted_something) { |
117 |
|
|
d->just_transmitted_something --; |
118 |
|
|
return; |
119 |
|
|
} |
120 |
|
|
} |
121 |
|
|
|
122 |
|
|
d->regs.dc_csr &= ~CSR_RDONE; |
123 |
|
|
|
124 |
|
|
if ((d->regs.dc_csr & CSR_MSE) && !(d->regs.dc_csr & CSR_TRDY)) { |
125 |
|
|
int scanner_start = d->tx_scanner; |
126 |
|
|
|
127 |
|
|
/* Loop until we've checked all 4 channels, or some |
128 |
|
|
channel was ready to transmit: */ |
129 |
|
|
|
130 |
|
|
do { |
131 |
|
|
d->tx_scanner = (d->tx_scanner + 1) % 4; |
132 |
|
|
|
133 |
|
|
if (d->regs.dc_tcr & (1 << d->tx_scanner)) { |
134 |
|
|
d->regs.dc_csr |= CSR_TRDY; |
135 |
|
|
if (d->regs.dc_csr & CSR_TIE) |
136 |
|
|
cpu_interrupt(cpu, d->irqnr); |
137 |
|
|
|
138 |
|
|
d->regs.dc_csr &= ~CSR_TX_LINE_NUM; |
139 |
|
|
d->regs.dc_csr |= (d->tx_scanner << 8); |
140 |
|
|
} |
141 |
|
|
} while (!(d->regs.dc_csr & CSR_TRDY) && |
142 |
|
|
d->tx_scanner != scanner_start); |
143 |
|
|
|
144 |
|
|
/* We have to return here. NetBSD can handle both |
145 |
|
|
rx and tx interrupts simultaneously, but Ultrix |
146 |
|
|
doesn't like that? */ |
147 |
|
|
|
148 |
|
|
if (d->regs.dc_csr & CSR_TRDY) |
149 |
|
|
return; |
150 |
|
|
} |
151 |
|
|
|
152 |
|
|
lk201_tick(&d->lk201); |
153 |
|
|
|
154 |
|
|
avail = d->cur_rx_queue_pos_write != d->cur_rx_queue_pos_read; |
155 |
|
|
|
156 |
|
|
if (avail && (d->regs.dc_csr & CSR_MSE)) |
157 |
|
|
d->regs.dc_csr |= CSR_RDONE; |
158 |
|
|
|
159 |
|
|
if ((d->regs.dc_csr & CSR_RDONE) && (d->regs.dc_csr & CSR_RIE)) |
160 |
|
|
cpu_interrupt(cpu, d->irqnr); |
161 |
|
|
} |
162 |
|
|
|
163 |
|
|
|
164 |
|
|
/* |
165 |
|
|
* dev_dc7085_access(): |
166 |
|
|
*/ |
167 |
dpavlin |
22 |
DEVICE_ACCESS(dc7085) |
168 |
dpavlin |
4 |
{ |
169 |
|
|
uint64_t idata = 0, odata = 0; |
170 |
dpavlin |
22 |
size_t i; |
171 |
dpavlin |
4 |
struct dc_data *d = extra; |
172 |
|
|
|
173 |
dpavlin |
18 |
if (writeflag == MEM_WRITE) |
174 |
|
|
idata = memory_readmax64(cpu, data, len); |
175 |
dpavlin |
4 |
|
176 |
|
|
/* Always clear: */ |
177 |
|
|
d->regs.dc_csr &= ~CSR_CLR; |
178 |
|
|
|
179 |
|
|
switch (relative_addr) { |
180 |
|
|
case 0x00: /* CSR: Control and Status */ |
181 |
|
|
if (writeflag == MEM_WRITE) { |
182 |
|
|
debug("[ dc7085 write to CSR: 0x%04x ]\n", idata); |
183 |
|
|
idata &= (CSR_TIE | CSR_RIE | CSR_MSE | CSR_CLR |
184 |
|
|
| CSR_MAINT); |
185 |
|
|
d->regs.dc_csr &= ~(CSR_TIE | CSR_RIE | CSR_MSE |
186 |
|
|
| CSR_CLR | CSR_MAINT); |
187 |
|
|
d->regs.dc_csr |= idata; |
188 |
|
|
if (!(d->regs.dc_csr & CSR_MSE)) |
189 |
|
|
d->regs.dc_csr &= ~(CSR_TRDY | CSR_RDONE); |
190 |
|
|
goto do_return; |
191 |
|
|
} else { |
192 |
|
|
/* read: */ |
193 |
|
|
|
194 |
|
|
/* fatal("[ dc7085 read from CSR: (csr = 0x%04x) ]\n", |
195 |
|
|
d->regs.dc_csr); */ |
196 |
|
|
odata = d->regs.dc_csr; |
197 |
|
|
} |
198 |
|
|
break; |
199 |
|
|
case 0x08: /* LPR: */ |
200 |
|
|
if (writeflag == MEM_WRITE) { |
201 |
|
|
debug("[ dc7085 write to LPR: 0x%04x ]\n", idata); |
202 |
|
|
d->regs.dc_rbuf_lpr = idata; |
203 |
|
|
goto do_return; |
204 |
|
|
} else { |
205 |
|
|
/* read: */ |
206 |
|
|
int avail = d->cur_rx_queue_pos_write != |
207 |
|
|
d->cur_rx_queue_pos_read; |
208 |
|
|
int ch = 0, lineno = 0; |
209 |
|
|
/* debug("[ dc7085 read from RBUF: "); */ |
210 |
|
|
if (avail) { |
211 |
|
|
ch = d->rx_queue_char[d->cur_rx_queue_pos_read]; |
212 |
|
|
lineno = d->rx_queue_lineno[ |
213 |
|
|
d->cur_rx_queue_pos_read]; |
214 |
|
|
d->cur_rx_queue_pos_read++; |
215 |
|
|
if (d->cur_rx_queue_pos_read == MAX_QUEUE_LEN) |
216 |
|
|
d->cur_rx_queue_pos_read = 0; |
217 |
|
|
/* if (ch >= ' ' && ch < 127) |
218 |
|
|
debug("'%c'", ch); |
219 |
|
|
else |
220 |
|
|
debug("0x%x", ch); |
221 |
|
|
debug(" for lineno %i ", lineno); */ |
222 |
|
|
} /* else |
223 |
|
|
debug("empty "); |
224 |
|
|
debug("]\n"); */ |
225 |
|
|
odata = (avail? RBUF_DVAL:0) | |
226 |
|
|
(lineno << RBUF_LINE_NUM_SHIFT) | ch; |
227 |
|
|
|
228 |
|
|
d->regs.dc_csr &= ~CSR_RDONE; |
229 |
|
|
cpu_interrupt_ack(cpu, d->irqnr); |
230 |
|
|
|
231 |
|
|
d->just_transmitted_something = 4; |
232 |
|
|
} |
233 |
|
|
break; |
234 |
|
|
case 0x10: /* TCR: */ |
235 |
|
|
if (writeflag == MEM_WRITE) { |
236 |
|
|
/* fatal("[ dc7085 write to TCR: 0x%04x) ]\n", |
237 |
|
|
(int)idata); */ |
238 |
|
|
d->regs.dc_tcr = idata; |
239 |
|
|
d->regs.dc_csr &= ~CSR_TRDY; |
240 |
|
|
cpu_interrupt_ack(cpu, d->irqnr); |
241 |
|
|
goto do_return; |
242 |
|
|
} else { |
243 |
|
|
/* read: */ |
244 |
|
|
/* debug("[ dc7085 read from TCR: (tcr = 0x%04x) ]\n", |
245 |
|
|
d->regs.dc_tcr); */ |
246 |
|
|
odata = d->regs.dc_tcr; |
247 |
|
|
} |
248 |
|
|
break; |
249 |
|
|
case 0x18: /* Modem status (R), transmit data (W) */ |
250 |
|
|
if (writeflag == MEM_WRITE) { |
251 |
|
|
int line_no = (d->regs.dc_csr >> |
252 |
|
|
RBUF_LINE_NUM_SHIFT) & 0x3; |
253 |
|
|
idata &= 0xff; |
254 |
|
|
|
255 |
|
|
lk201_tx_data(&d->lk201, line_no, idata); |
256 |
|
|
|
257 |
|
|
d->regs.dc_csr &= ~CSR_TRDY; |
258 |
|
|
cpu_interrupt_ack(cpu, d->irqnr); |
259 |
|
|
|
260 |
|
|
d->just_transmitted_something = 4; |
261 |
|
|
} else { |
262 |
|
|
/* read: */ |
263 |
|
|
d->regs.dc_msr_tdr |= MSR_DSR2 | MSR_CD2 | |
264 |
|
|
MSR_DSR3 | MSR_CD3; |
265 |
|
|
debug("[ dc7085 read from MSR: (msr_tdr = 0x%04x) ]\n", |
266 |
|
|
d->regs.dc_msr_tdr); |
267 |
|
|
odata = d->regs.dc_msr_tdr; |
268 |
|
|
} |
269 |
|
|
break; |
270 |
|
|
default: |
271 |
|
|
if (writeflag==MEM_READ) { |
272 |
|
|
debug("[ dc7085 read from 0x%08lx ]\n", |
273 |
|
|
(long)relative_addr); |
274 |
|
|
} else { |
275 |
|
|
debug("[ dc7085 write to 0x%08lx:", |
276 |
|
|
(long)relative_addr); |
277 |
|
|
for (i=0; i<len; i++) |
278 |
|
|
debug(" %02x", data[i]); |
279 |
|
|
debug(" ]\n"); |
280 |
|
|
} |
281 |
|
|
} |
282 |
|
|
|
283 |
|
|
if (writeflag == MEM_READ) |
284 |
|
|
memory_writemax64(cpu, data, len, odata); |
285 |
|
|
|
286 |
|
|
do_return: |
287 |
|
|
dev_dc7085_tick(cpu, extra); |
288 |
|
|
|
289 |
|
|
return 1; |
290 |
|
|
} |
291 |
|
|
|
292 |
|
|
|
293 |
|
|
/* |
294 |
|
|
* dev_dc7085_init(): |
295 |
|
|
* |
296 |
|
|
* Initialize a dc7085 serial controller device. use_fb should be non-zero |
297 |
|
|
* if a framebuffer device is used. Channel 0 will then be treated as a |
298 |
|
|
* DECstation keyboard, instead of a plain serial console. |
299 |
|
|
*/ |
300 |
|
|
int dev_dc7085_init(struct machine *machine, struct memory *mem, |
301 |
|
|
uint64_t baseaddr, int irq_nr, int use_fb) |
302 |
|
|
{ |
303 |
|
|
struct dc_data *d; |
304 |
|
|
|
305 |
|
|
d = malloc(sizeof(struct dc_data)); |
306 |
|
|
if (d == NULL) { |
307 |
|
|
fprintf(stderr, "out of memory\n"); |
308 |
|
|
exit(1); |
309 |
|
|
} |
310 |
|
|
memset(d, 0, sizeof(struct dc_data)); |
311 |
|
|
d->irqnr = irq_nr; |
312 |
|
|
d->use_fb = use_fb; |
313 |
|
|
|
314 |
|
|
d->regs.dc_csr = CSR_TRDY | CSR_MSE; |
315 |
|
|
d->regs.dc_tcr = 0x00; |
316 |
|
|
|
317 |
dpavlin |
22 |
d->console_handle = console_start_slave(machine, "DC7085", 1); |
318 |
dpavlin |
4 |
|
319 |
|
|
lk201_init(&d->lk201, use_fb, add_to_rx_queue, d->console_handle, d); |
320 |
|
|
|
321 |
|
|
memory_device_register(mem, "dc7085", baseaddr, DEV_DC7085_LENGTH, |
322 |
dpavlin |
20 |
dev_dc7085_access, d, DM_DEFAULT, NULL); |
323 |
dpavlin |
4 |
machine_add_tickfunction(machine, dev_dc7085_tick, d, DC_TICK_SHIFT); |
324 |
|
|
|
325 |
|
|
return d->console_handle; |
326 |
|
|
} |
327 |
|
|
|