1 |
dpavlin |
4 |
/* |
2 |
dpavlin |
34 |
* Copyright (C) 2004-2007 Anders Gavare. All rights reserved. |
3 |
dpavlin |
4 |
* |
4 |
|
|
* Redistribution and use in source and binary forms, with or without |
5 |
|
|
* modification, are permitted provided that the following conditions are met: |
6 |
|
|
* |
7 |
|
|
* 1. Redistributions of source code must retain the above copyright |
8 |
|
|
* notice, this list of conditions and the following disclaimer. |
9 |
|
|
* 2. Redistributions in binary form must reproduce the above copyright |
10 |
|
|
* notice, this list of conditions and the following disclaimer in the |
11 |
|
|
* documentation and/or other materials provided with the distribution. |
12 |
|
|
* 3. The name of the author may not be used to endorse or promote products |
13 |
|
|
* derived from this software without specific prior written permission. |
14 |
|
|
* |
15 |
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
16 |
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
17 |
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
18 |
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
19 |
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
20 |
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
21 |
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
22 |
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
23 |
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
24 |
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
25 |
|
|
* SUCH DAMAGE. |
26 |
|
|
* |
27 |
|
|
* |
28 |
dpavlin |
34 |
* $Id: dev_au1x00.c,v 1.22 2007/01/28 14:40:54 debug Exp $ |
29 |
dpavlin |
4 |
* |
30 |
|
|
* Au1x00 (eg Au1500) pseudo device. See aureg.h for bitfield details. |
31 |
|
|
* |
32 |
dpavlin |
10 |
* Used in at least the MeshCube (Au1500) and on PB1000 (evbmips) boards. |
33 |
dpavlin |
4 |
* |
34 |
|
|
* This is basically just a huge TODO. :-) |
35 |
|
|
*/ |
36 |
|
|
|
37 |
|
|
#include <stdio.h> |
38 |
|
|
#include <stdlib.h> |
39 |
|
|
#include <string.h> |
40 |
|
|
|
41 |
|
|
#include "console.h" |
42 |
|
|
#include "cpu.h" |
43 |
dpavlin |
34 |
#include "device.h" |
44 |
dpavlin |
4 |
#include "machine.h" |
45 |
|
|
#include "memory.h" |
46 |
|
|
#include "misc.h" |
47 |
|
|
|
48 |
|
|
#include "aureg.h" |
49 |
|
|
|
50 |
|
|
|
51 |
dpavlin |
34 |
struct au1x00_ic_data { |
52 |
|
|
int ic_nr; |
53 |
|
|
uint32_t request0_int; |
54 |
|
|
uint32_t request1_int; |
55 |
|
|
uint32_t config0; |
56 |
|
|
uint32_t config1; |
57 |
|
|
uint32_t config2; |
58 |
|
|
uint32_t source; |
59 |
|
|
uint32_t assign_request; |
60 |
|
|
uint32_t wakeup; |
61 |
|
|
uint32_t mask; |
62 |
|
|
}; |
63 |
|
|
|
64 |
dpavlin |
4 |
struct au1x00_uart_data { |
65 |
|
|
int console_handle; |
66 |
|
|
int uart_nr; |
67 |
|
|
int irq_nr; |
68 |
dpavlin |
22 |
int in_use; |
69 |
dpavlin |
4 |
uint32_t int_enable; |
70 |
|
|
uint32_t modem_control; |
71 |
|
|
}; |
72 |
|
|
|
73 |
|
|
|
74 |
|
|
struct au1x00_pc_data { |
75 |
|
|
uint32_t reg[PC_SIZE/4 + 2]; |
76 |
|
|
int irq_nr; |
77 |
|
|
}; |
78 |
|
|
|
79 |
|
|
|
80 |
dpavlin |
34 |
#if 0 |
81 |
|
|
/* TODO: Convert this to the new interrupt syntax */ |
82 |
dpavlin |
4 |
/* |
83 |
dpavlin |
34 |
* Au1x00 interrupt routine: |
84 |
|
|
* |
85 |
|
|
* TODO: This is just bogus so far. For more info, read this: |
86 |
|
|
* http://www.meshcube.org/cgi-bin/viewcvs.cgi/kernel/linux/arch/ |
87 |
|
|
* mips/au1000/common/ |
88 |
|
|
* |
89 |
|
|
* CPU int 2 = IC 0, request 0 |
90 |
|
|
* CPU int 3 = IC 0, request 1 |
91 |
|
|
* CPU int 4 = IC 1, request 0 |
92 |
|
|
* CPU int 5 = IC 1, request 1 |
93 |
|
|
* |
94 |
|
|
* Interrupts 0..31 are on interrupt controller 0, interrupts 32..63 are |
95 |
|
|
* on controller 1. |
96 |
|
|
* |
97 |
|
|
* Special case: if irq_nr == 64+8, then this just updates the CPU |
98 |
|
|
* interrupt assertions. |
99 |
|
|
*/ |
100 |
|
|
void au1x00_interrupt(struct machine *m, struct cpu *cpu, |
101 |
|
|
int irq_nr, int assrt) |
102 |
|
|
{ |
103 |
|
|
uint32_t ms; |
104 |
|
|
|
105 |
|
|
irq_nr -= 8; |
106 |
|
|
debug("au1x00_interrupt(): irq_nr=%i assrt=%i\n", irq_nr, assrt); |
107 |
|
|
|
108 |
|
|
if (irq_nr < 64) { |
109 |
|
|
ms = 1 << (irq_nr & 31); |
110 |
|
|
|
111 |
|
|
fatal("TODO: legacy interrupt rewrite!\n"); |
112 |
|
|
abort(); |
113 |
|
|
|
114 |
|
|
// if (assrt) |
115 |
|
|
// m->md_int.au1x00_ic_data->request0_int |= ms; |
116 |
|
|
// else |
117 |
|
|
// m->md_int.au1x00_ic_data->request0_int &= ~ms; |
118 |
|
|
|
119 |
|
|
/* TODO: Controller 1 */ |
120 |
|
|
} |
121 |
|
|
|
122 |
|
|
fatal("TODO: legacy interrupt rewrite!\n"); |
123 |
|
|
abort(); |
124 |
|
|
|
125 |
|
|
// if ((m->md_int.au1x00_ic_data->request0_int & |
126 |
|
|
// m->md_int.au1x00_ic_data->mask) != 0) |
127 |
|
|
// cpu_interrupt(cpu, 2); |
128 |
|
|
// else |
129 |
|
|
// cpu_interrupt_ack(cpu, 2); |
130 |
|
|
|
131 |
|
|
/* TODO: What _is_ request1? */ |
132 |
|
|
|
133 |
|
|
/* TODO: Controller 1 */ |
134 |
|
|
} |
135 |
|
|
#endif |
136 |
|
|
|
137 |
|
|
|
138 |
|
|
/* |
139 |
dpavlin |
4 |
* dev_au1x00_ic_access(): |
140 |
|
|
* |
141 |
|
|
* Interrupt Controller. |
142 |
|
|
*/ |
143 |
dpavlin |
22 |
DEVICE_ACCESS(au1x00_ic) |
144 |
dpavlin |
4 |
{ |
145 |
|
|
struct au1x00_ic_data *d = extra; |
146 |
|
|
uint64_t idata = 0, odata = 0; |
147 |
|
|
|
148 |
dpavlin |
18 |
if (writeflag == MEM_WRITE) |
149 |
|
|
idata = memory_readmax64(cpu, data, len); |
150 |
dpavlin |
4 |
|
151 |
|
|
/* TODO */ |
152 |
|
|
|
153 |
|
|
switch (relative_addr) { |
154 |
|
|
case IC_CONFIG0_READ: /* READ or SET */ |
155 |
|
|
if (writeflag == MEM_READ) |
156 |
|
|
odata = d->config0; |
157 |
|
|
else |
158 |
|
|
d->config0 |= idata; |
159 |
|
|
break; |
160 |
|
|
case IC_CONFIG0_CLEAR: |
161 |
|
|
if (writeflag == MEM_READ) |
162 |
|
|
odata = d->config0; |
163 |
|
|
else |
164 |
|
|
d->config0 &= ~idata; |
165 |
|
|
break; |
166 |
|
|
case IC_CONFIG1_READ: /* READ or SET */ |
167 |
|
|
if (writeflag == MEM_READ) |
168 |
|
|
odata = d->config1; |
169 |
|
|
else |
170 |
|
|
d->config1 |= idata; |
171 |
|
|
break; |
172 |
|
|
case IC_CONFIG1_CLEAR: |
173 |
|
|
if (writeflag == MEM_READ) |
174 |
|
|
odata = d->config1; |
175 |
|
|
else |
176 |
|
|
d->config1 &= ~idata; |
177 |
|
|
break; |
178 |
|
|
case IC_CONFIG2_READ: /* READ or SET */ |
179 |
|
|
if (writeflag == MEM_READ) |
180 |
|
|
odata = d->config2; |
181 |
|
|
else |
182 |
|
|
d->config2 |= idata; |
183 |
|
|
break; |
184 |
|
|
case IC_CONFIG2_CLEAR: /* or IC_REQUEST0_INT */ |
185 |
|
|
if (writeflag == MEM_READ) |
186 |
|
|
odata = d->request0_int; |
187 |
|
|
else |
188 |
|
|
d->config2 &= ~idata; |
189 |
|
|
break; |
190 |
|
|
case IC_SOURCE_READ: /* READ or SET */ |
191 |
|
|
if (writeflag == MEM_READ) |
192 |
|
|
odata = d->source; |
193 |
|
|
else |
194 |
|
|
d->source |= idata; |
195 |
|
|
break; |
196 |
|
|
case IC_SOURCE_CLEAR: /* or IC_REQUEST1_INT */ |
197 |
|
|
if (writeflag == MEM_READ) |
198 |
|
|
odata = d->request1_int; |
199 |
|
|
else |
200 |
|
|
d->source &= ~idata; |
201 |
|
|
break; |
202 |
|
|
case IC_ASSIGN_REQUEST_READ: /* READ or SET */ |
203 |
|
|
if (writeflag == MEM_READ) |
204 |
|
|
odata = d->assign_request; |
205 |
|
|
else |
206 |
|
|
d->assign_request |= idata; |
207 |
|
|
break; |
208 |
|
|
case IC_ASSIGN_REQUEST_CLEAR: |
209 |
|
|
if (writeflag == MEM_READ) |
210 |
|
|
odata = d->assign_request; |
211 |
|
|
else |
212 |
|
|
d->assign_request &= ~idata; |
213 |
|
|
break; |
214 |
|
|
case IC_WAKEUP_READ: /* READ or SET */ |
215 |
|
|
if (writeflag == MEM_READ) |
216 |
|
|
odata = d->wakeup; |
217 |
|
|
else |
218 |
|
|
d->wakeup |= idata; |
219 |
|
|
break; |
220 |
|
|
case IC_WAKEUP_CLEAR: |
221 |
|
|
if (writeflag == MEM_READ) |
222 |
|
|
odata = d->wakeup; |
223 |
|
|
else |
224 |
|
|
d->wakeup &= ~idata; |
225 |
|
|
break; |
226 |
|
|
case IC_MASK_READ: /* READ or SET */ |
227 |
|
|
if (writeflag == MEM_READ) |
228 |
|
|
odata = d->mask; |
229 |
|
|
else |
230 |
|
|
d->mask |= idata; |
231 |
|
|
break; |
232 |
|
|
case IC_MASK_CLEAR: |
233 |
|
|
if (writeflag == MEM_READ) |
234 |
|
|
odata = d->mask; |
235 |
|
|
else |
236 |
|
|
d->mask &= ~idata; |
237 |
|
|
break; |
238 |
|
|
default: |
239 |
|
|
if (writeflag == MEM_READ) { |
240 |
|
|
debug("[ au1x00_ic%i: read from 0x%08lx: 0x%08x ]\n", |
241 |
|
|
d->ic_nr, (long)relative_addr, odata); |
242 |
|
|
} else { |
243 |
|
|
debug("[ au1x00_ic%i: write to 0x%08lx: 0x%08x ]\n", |
244 |
|
|
d->ic_nr, (long)relative_addr, idata); |
245 |
|
|
} |
246 |
|
|
} |
247 |
|
|
|
248 |
dpavlin |
34 |
fatal("TODO: legacy interrupt rewrite!\n"); |
249 |
|
|
abort(); |
250 |
dpavlin |
4 |
|
251 |
dpavlin |
34 |
// if (writeflag == MEM_WRITE) |
252 |
|
|
// cpu_interrupt(cpu, 8 + 64); |
253 |
|
|
|
254 |
dpavlin |
4 |
if (writeflag == MEM_READ) |
255 |
|
|
memory_writemax64(cpu, data, len, odata); |
256 |
|
|
|
257 |
|
|
return 1; |
258 |
|
|
} |
259 |
|
|
|
260 |
|
|
|
261 |
|
|
/* |
262 |
|
|
* dev_au1x00_uart_access(): |
263 |
|
|
* |
264 |
|
|
* UART (Serial controllers). |
265 |
|
|
*/ |
266 |
dpavlin |
22 |
DEVICE_ACCESS(au1x00_uart) |
267 |
dpavlin |
4 |
{ |
268 |
|
|
struct au1x00_uart_data *d = extra; |
269 |
|
|
uint64_t idata = 0, odata = 0; |
270 |
|
|
|
271 |
dpavlin |
18 |
if (writeflag == MEM_WRITE) |
272 |
|
|
idata = memory_readmax64(cpu, data, len); |
273 |
dpavlin |
4 |
|
274 |
|
|
switch (relative_addr) { |
275 |
|
|
case UART_RXDATA: /* 0x00 */ |
276 |
|
|
odata = console_readchar(d->console_handle); |
277 |
|
|
break; |
278 |
|
|
case UART_TXDATA: /* 0x04 */ |
279 |
|
|
console_putchar(d->console_handle, idata); |
280 |
|
|
break; |
281 |
|
|
case UART_INTERRUPT_ENABLE: /* 0x08 */ |
282 |
|
|
if (writeflag == MEM_READ) |
283 |
|
|
odata = d->int_enable; |
284 |
|
|
else |
285 |
|
|
d->int_enable = idata; |
286 |
|
|
break; |
287 |
|
|
case UART_MODEM_CONTROL: /* 0x18 */ |
288 |
|
|
if (writeflag == MEM_READ) |
289 |
|
|
odata = d->modem_control; |
290 |
|
|
else |
291 |
|
|
d->modem_control = idata; |
292 |
|
|
break; |
293 |
|
|
case UART_LINE_STATUS: /* 0x1c */ |
294 |
|
|
odata = ULS_TE + ULS_TFE; |
295 |
|
|
if (console_charavail(d->console_handle)) |
296 |
|
|
odata |= ULS_DR; |
297 |
|
|
break; |
298 |
|
|
case UART_CLOCK_DIVIDER: /* 0x28 */ |
299 |
|
|
break; |
300 |
|
|
default: |
301 |
|
|
if (writeflag == MEM_READ) { |
302 |
|
|
debug("[ au1x00_uart%i: read from 0x%08lx ]\n", |
303 |
|
|
d->uart_nr, (long)relative_addr); |
304 |
|
|
} else { |
305 |
|
|
debug("[ au1x00_uart%i: write to 0x%08lx: 0x%08llx" |
306 |
|
|
" ]\n", d->uart_nr, (long)relative_addr, |
307 |
|
|
(long long)idata); |
308 |
|
|
} |
309 |
|
|
} |
310 |
|
|
|
311 |
|
|
if (writeflag == MEM_READ) |
312 |
|
|
memory_writemax64(cpu, data, len, odata); |
313 |
|
|
|
314 |
|
|
return 1; |
315 |
|
|
} |
316 |
|
|
|
317 |
|
|
|
318 |
dpavlin |
30 |
DEVICE_TICK(au1x00_pc) |
319 |
dpavlin |
4 |
{ |
320 |
dpavlin |
34 |
/* struct au1x00_pc_data *d = extra; */ |
321 |
dpavlin |
4 |
|
322 |
dpavlin |
30 |
/* Periodic ticks at 32768 Hz? TODO */ |
323 |
|
|
|
324 |
dpavlin |
34 |
fatal("TODO: legacy interrupt rewrite!\n"); |
325 |
|
|
abort(); |
326 |
|
|
|
327 |
|
|
// if (d->reg[PC_COUNTER_CONTROL/4] & CC_EN1) |
328 |
|
|
// cpu_interrupt(cpu, 8 + d->irq_nr); |
329 |
dpavlin |
4 |
} |
330 |
|
|
|
331 |
|
|
|
332 |
|
|
/* |
333 |
|
|
* dev_au1x00_pc_access(): |
334 |
|
|
* |
335 |
|
|
* Programmable Counters. |
336 |
|
|
*/ |
337 |
dpavlin |
22 |
DEVICE_ACCESS(au1x00_pc) |
338 |
dpavlin |
4 |
{ |
339 |
|
|
struct au1x00_pc_data *d = extra; |
340 |
|
|
uint64_t idata = 0, odata = 0; |
341 |
|
|
|
342 |
dpavlin |
18 |
if (writeflag == MEM_WRITE) |
343 |
|
|
idata = memory_readmax64(cpu, data, len); |
344 |
dpavlin |
4 |
|
345 |
|
|
if (writeflag == MEM_READ) |
346 |
|
|
odata = d->reg[relative_addr / sizeof(uint32_t)]; |
347 |
|
|
else |
348 |
|
|
d->reg[relative_addr / sizeof(uint32_t)] = idata; |
349 |
|
|
|
350 |
|
|
switch (relative_addr) { |
351 |
|
|
default: |
352 |
|
|
if (writeflag == MEM_READ) { |
353 |
|
|
debug("[ au1x00_pc: read from 0x%08lx: 0x%08x ]\n", |
354 |
|
|
(long)relative_addr, odata); |
355 |
|
|
} else { |
356 |
|
|
debug("[ au1x00_pc: write to 0x%08lx: 0x%08x ]\n", |
357 |
|
|
(long)relative_addr, idata); |
358 |
|
|
} |
359 |
|
|
} |
360 |
|
|
|
361 |
|
|
if (writeflag == MEM_READ) |
362 |
|
|
memory_writemax64(cpu, data, len, odata); |
363 |
|
|
|
364 |
|
|
return 1; |
365 |
|
|
} |
366 |
|
|
|
367 |
|
|
|
368 |
dpavlin |
34 |
DEVINIT(au1x00) |
369 |
dpavlin |
4 |
{ |
370 |
dpavlin |
34 |
struct machine *machine = devinit->machine; |
371 |
dpavlin |
4 |
struct au1x00_ic_data *d_ic0; |
372 |
|
|
struct au1x00_ic_data *d_ic1; |
373 |
|
|
struct au1x00_uart_data *d0; |
374 |
|
|
struct au1x00_uart_data *d1; |
375 |
|
|
struct au1x00_uart_data *d2; |
376 |
|
|
struct au1x00_uart_data *d3; |
377 |
|
|
struct au1x00_pc_data *d_pc; |
378 |
|
|
|
379 |
|
|
d_ic0 = malloc(sizeof(struct au1x00_ic_data)); |
380 |
|
|
d_ic1 = malloc(sizeof(struct au1x00_ic_data)); |
381 |
|
|
d0 = malloc(sizeof(struct au1x00_uart_data)); |
382 |
|
|
d1 = malloc(sizeof(struct au1x00_uart_data)); |
383 |
|
|
d2 = malloc(sizeof(struct au1x00_uart_data)); |
384 |
|
|
d3 = malloc(sizeof(struct au1x00_uart_data)); |
385 |
|
|
d_pc = malloc(sizeof(struct au1x00_pc_data)); |
386 |
|
|
|
387 |
|
|
if (d0 == NULL || d1 == NULL || d2 == NULL || |
388 |
|
|
d3 == NULL || d_pc == NULL || d_ic0 == NULL |
389 |
|
|
|| d_ic1 == NULL) { |
390 |
|
|
fprintf(stderr, "out of memory\n"); |
391 |
|
|
exit(1); |
392 |
|
|
} |
393 |
|
|
memset(d_ic0, 0, sizeof(struct au1x00_ic_data)); |
394 |
|
|
memset(d_ic1, 0, sizeof(struct au1x00_ic_data)); |
395 |
|
|
memset(d0, 0, sizeof(struct au1x00_uart_data)); |
396 |
|
|
memset(d1, 0, sizeof(struct au1x00_uart_data)); |
397 |
|
|
memset(d2, 0, sizeof(struct au1x00_uart_data)); |
398 |
|
|
memset(d3, 0, sizeof(struct au1x00_uart_data)); |
399 |
|
|
memset(d_pc, 0, sizeof(struct au1x00_pc_data)); |
400 |
|
|
|
401 |
|
|
d_ic0->ic_nr = 0; |
402 |
|
|
d_ic1->ic_nr = 1; |
403 |
|
|
|
404 |
|
|
d0->uart_nr = 0; d0->irq_nr = 0; |
405 |
|
|
d1->uart_nr = 1; d1->irq_nr = 1; |
406 |
|
|
d2->uart_nr = 2; d2->irq_nr = 2; |
407 |
|
|
d3->uart_nr = 3; d3->irq_nr = 3; |
408 |
|
|
|
409 |
dpavlin |
22 |
/* Only allow input on the first UART, by default: */ |
410 |
|
|
d0->console_handle = console_start_slave(machine, "AU1x00 port 0", 1); |
411 |
|
|
d1->console_handle = console_start_slave(machine, "AU1x00 port 1", 0); |
412 |
|
|
d2->console_handle = console_start_slave(machine, "AU1x00 port 2", 0); |
413 |
|
|
d3->console_handle = console_start_slave(machine, "AU1x00 port 3", 0); |
414 |
|
|
d0->in_use = 1; |
415 |
|
|
d1->in_use = 0; |
416 |
|
|
d2->in_use = 0; |
417 |
|
|
d3->in_use = 0; |
418 |
dpavlin |
4 |
|
419 |
|
|
d_pc->irq_nr = 14; |
420 |
|
|
|
421 |
dpavlin |
34 |
memory_device_register(machine->memory, "au1x00_ic0", |
422 |
dpavlin |
20 |
IC0_BASE, 0x100, dev_au1x00_ic_access, d_ic0, DM_DEFAULT, NULL); |
423 |
dpavlin |
34 |
memory_device_register(machine->memory, "au1x00_ic1", |
424 |
dpavlin |
20 |
IC1_BASE, 0x100, dev_au1x00_ic_access, d_ic1, DM_DEFAULT, NULL); |
425 |
dpavlin |
4 |
|
426 |
dpavlin |
34 |
memory_device_register(machine->memory, "au1x00_uart0", UART0_BASE, |
427 |
|
|
UART_SIZE, dev_au1x00_uart_access, d0, DM_DEFAULT, NULL); |
428 |
|
|
memory_device_register(machine->memory, "au1x00_uart1", UART1_BASE, |
429 |
|
|
UART_SIZE, dev_au1x00_uart_access, d1, DM_DEFAULT, NULL); |
430 |
|
|
memory_device_register(machine->memory, "au1x00_uart2", UART2_BASE, |
431 |
|
|
UART_SIZE, dev_au1x00_uart_access, d2, DM_DEFAULT, NULL); |
432 |
|
|
memory_device_register(machine->memory, "au1x00_uart3", UART3_BASE, |
433 |
|
|
UART_SIZE, dev_au1x00_uart_access, d3, DM_DEFAULT, NULL); |
434 |
dpavlin |
4 |
|
435 |
dpavlin |
34 |
memory_device_register(machine->memory, "au1x00_pc", PC_BASE, |
436 |
|
|
PC_SIZE+0x8, dev_au1x00_pc_access, d_pc, DM_DEFAULT, NULL); |
437 |
dpavlin |
24 |
machine_add_tickfunction(machine, dev_au1x00_pc_tick, d_pc, 15, 0.0); |
438 |
dpavlin |
4 |
|
439 |
dpavlin |
34 |
return 1; |
440 |
dpavlin |
4 |
} |
441 |
|
|
|