25 |
* SUCH DAMAGE. |
* SUCH DAMAGE. |
26 |
* |
* |
27 |
* |
* |
28 |
* $Id: memory_mips_v2p.c,v 1.3 2005/12/26 12:32:10 debug Exp $ |
* $Id: memory_mips_v2p.c,v 1.5 2006/06/16 18:31:26 debug Exp $ |
29 |
* |
* |
30 |
* Included from memory.c. |
* Included from memory.c. |
31 |
*/ |
*/ |
48 |
{ |
{ |
49 |
int writeflag = flags & FLAG_WRITEFLAG? MEM_WRITE : MEM_READ; |
int writeflag = flags & FLAG_WRITEFLAG? MEM_WRITE : MEM_READ; |
50 |
int no_exceptions = flags & FLAG_NOEXCEPTIONS; |
int no_exceptions = flags & FLAG_NOEXCEPTIONS; |
|
int instr = flags & FLAG_INSTR; |
|
51 |
int ksu, use_tlb, status, i; |
int ksu, use_tlb, status, i; |
52 |
uint64_t vaddr_vpn2=0, vaddr_asid=0; |
uint64_t vaddr_vpn2=0, vaddr_asid=0; |
53 |
int exccode, tlb_refill; |
int exccode, tlb_refill; |
54 |
struct mips_coproc *cp0; |
struct mips_coproc *cp0; |
|
int bintrans_cached = cpu->machine->bintrans_enable; |
|
55 |
|
|
56 |
#ifdef V2P_MMU3K |
#ifdef V2P_MMU3K |
57 |
const int x_64 = 0; |
const int x_64 = 0; |
83 |
#endif /* !V2P_MMU3K */ |
#endif /* !V2P_MMU3K */ |
84 |
|
|
85 |
|
|
|
#ifdef USE_TINY_CACHE |
|
|
/* |
|
|
* Check the tiny translation cache first: |
|
|
* |
|
|
* Only userland addresses are checked, because other addresses |
|
|
* are probably better of being statically translated, or through |
|
|
* the TLB. (Note: When running with 64-bit addresses, this |
|
|
* will still produce the correct result. At worst, we check the |
|
|
* cache in vain, but the result should still be correct.) |
|
|
*/ |
|
|
if (!bintrans_cached && |
|
|
(vaddr & 0xc0000000ULL) != 0x80000000ULL) { |
|
|
int i, wf = 1 + (writeflag == MEM_WRITE); |
|
|
uint64_t vaddr_shift_12 = vaddr >> 12; |
|
|
|
|
|
if (instr) { |
|
|
/* Code: */ |
|
|
for (i=0; i<N_TRANSLATION_CACHE_INSTR; i++) { |
|
|
if (cpu->cd.mips.translation_cache_instr[i].wf |
|
|
>= wf && vaddr_shift_12 == (cpu->cd.mips. |
|
|
translation_cache_instr[i].vaddr_pfn)) { |
|
|
*return_addr = cpu->cd.mips. |
|
|
translation_cache_instr[i].paddr |
|
|
| (vaddr & 0xfff); |
|
|
return cpu->cd.mips. |
|
|
translation_cache_instr[i].wf; |
|
|
} |
|
|
} |
|
|
} else { |
|
|
/* Data: */ |
|
|
for (i=0; i<N_TRANSLATION_CACHE_DATA; i++) { |
|
|
if (cpu->cd.mips.translation_cache_data[i].wf |
|
|
>= wf && vaddr_shift_12 == (cpu->cd.mips. |
|
|
translation_cache_data[i].vaddr_pfn)) { |
|
|
*return_addr = cpu->cd.mips. |
|
|
translation_cache_data[i].paddr |
|
|
| (vaddr & 0xfff); |
|
|
return cpu->cd.mips. |
|
|
translation_cache_data[i].wf; |
|
|
} |
|
|
} |
|
|
} |
|
|
} |
|
|
#endif |
|
|
|
|
86 |
exccode = -1; |
exccode = -1; |
87 |
tlb_refill = 1; |
tlb_refill = 1; |
88 |
|
|
332 |
/* Is there a VPN and ASID match? */ |
/* Is there a VPN and ASID match? */ |
333 |
if (entry_vpn2 == vaddr_vpn2 && |
if (entry_vpn2 == vaddr_vpn2 && |
334 |
(entry_asid == vaddr_asid || g_bit)) { |
(entry_asid == vaddr_asid || g_bit)) { |
335 |
/* debug("OK MAP 1, i=%i { vaddr=%016llx " |
/* debug("OK MAP 1, i=%i { vaddr=%016"PRIx64" " |
336 |
"==> paddr %016llx v=%i d=%i " |
"==> paddr %016"PRIx64" v=%i d=%i " |
337 |
"asid=0x%02x }\n", i, (long long)vaddr, |
"asid=0x%02x }\n", i, (uint64_t) vaddr, |
338 |
(long long) *return_addr, v_bit?1:0, |
(uint64_t) *return_addr, v_bit?1:0, |
339 |
d_bit?1:0, vaddr_asid); */ |
d_bit?1:0, vaddr_asid); */ |
340 |
if (v_bit) { |
if (v_bit) { |
341 |
if (d_bit || (!d_bit && |
if (d_bit || (!d_bit && |
342 |
writeflag == MEM_READ)) { |
writeflag == MEM_READ)) { |
343 |
uint64_t paddr; |
uint64_t paddr; |
344 |
/* debug("OK MAP 2!!! { w=%i " |
/* debug("OK MAP 2!!! { w=%i " |
345 |
"vaddr=%016llx ==> d=%i v=" |
"vaddr=%016"PRIx64" ==> " |
346 |
"%i paddr %016llx ", |
"d=%i v=%i paddr %016" |
347 |
writeflag, (long long)vaddr, |
PRIx64" ", |
348 |
|
writeflag, (uint64_t)vaddr, |
349 |
d_bit?1:0, v_bit?1:0, |
d_bit?1:0, v_bit?1:0, |
350 |
(long long) *return_addr); |
(uint64_t) *return_addr); |
351 |
debug(", tlb entry %2i: ma" |
debug(", tlb entry %2i: ma" |
352 |
"sk=%016llx hi=%016llx lo0" |
"sk=%016"PRIx64" hi=%016" |
353 |
"=%016llx lo1=%016llx\n", |
PRIx64" lo0=%016"PRIx64 |
354 |
|
" lo1=%016"PRIx64"\n", |
355 |
i, cp0->tlbs[i].mask, cp0-> |
i, cp0->tlbs[i].mask, cp0-> |
356 |
tlbs[i].hi, cp0->tlbs[i]. |
tlbs[i].hi, cp0->tlbs[i]. |
357 |
lo0, cp0->tlbs[i].lo1); |
lo0, cp0->tlbs[i].lo1); |
369 |
(vaddr & pmask); |
(vaddr & pmask); |
370 |
#endif |
#endif |
371 |
|
|
|
/* |
|
|
* Enter into the tiny trans- |
|
|
* lation cache (if enabled) |
|
|
* and return: |
|
|
*/ |
|
|
if (!bintrans_cached) |
|
|
insert_into_tiny_cache( |
|
|
cpu, instr, d_bit? |
|
|
MEM_WRITE : |
|
|
MEM_READ, |
|
|
vaddr, paddr); |
|
|
|
|
372 |
*return_addr = paddr; |
*return_addr = paddr; |
373 |
return d_bit? 2 : 1; |
return d_bit? 2 : 1; |
374 |
} else { |
} else { |