1 |
dpavlin |
14 |
/* |
2 |
|
|
* Copyright (C) 2005 Anders Gavare. All rights reserved. |
3 |
|
|
* |
4 |
|
|
* Redistribution and use in source and binary forms, with or without |
5 |
|
|
* modification, are permitted provided that the following conditions are met: |
6 |
|
|
* |
7 |
|
|
* 1. Redistributions of source code must retain the above copyright |
8 |
|
|
* notice, this list of conditions and the following disclaimer. |
9 |
|
|
* 2. Redistributions in binary form must reproduce the above copyright |
10 |
|
|
* notice, this list of conditions and the following disclaimer in the |
11 |
|
|
* documentation and/or other materials provided with the distribution. |
12 |
|
|
* 3. The name of the author may not be used to endorse or promote products |
13 |
|
|
* derived from this software without specific prior written permission. |
14 |
|
|
* |
15 |
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
16 |
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
17 |
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
18 |
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
19 |
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
20 |
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
21 |
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
22 |
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
23 |
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
24 |
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
25 |
|
|
* SUCH DAMAGE. |
26 |
|
|
* |
27 |
|
|
* |
28 |
dpavlin |
20 |
* $Id: cpu_ia64.c,v 1.3 2005/11/13 00:14:07 debug Exp $ |
29 |
dpavlin |
14 |
* |
30 |
|
|
* IA64 CPU emulation. |
31 |
|
|
* |
32 |
|
|
* TODO: Everything. |
33 |
|
|
*/ |
34 |
|
|
|
35 |
|
|
#include <stdio.h> |
36 |
|
|
#include <stdlib.h> |
37 |
|
|
#include <string.h> |
38 |
|
|
#include <ctype.h> |
39 |
|
|
|
40 |
|
|
#include "cpu.h" |
41 |
|
|
#include "machine.h" |
42 |
|
|
#include "memory.h" |
43 |
|
|
#include "misc.h" |
44 |
|
|
#include "symbol.h" |
45 |
|
|
|
46 |
|
|
#include "tmp_ia64_head.c" |
47 |
|
|
|
48 |
|
|
|
49 |
|
|
/* |
50 |
|
|
* ia64_cpu_new(): |
51 |
|
|
* |
52 |
|
|
* Create a new IA64 CPU object by filling the CPU struct. |
53 |
|
|
* Return 1 on success, 0 if cpu_type_name isn't a valid IA64 processor. |
54 |
|
|
*/ |
55 |
|
|
int ia64_cpu_new(struct cpu *cpu, struct memory *mem, |
56 |
|
|
struct machine *machine, int cpu_id, char *cpu_type_name) |
57 |
|
|
{ |
58 |
|
|
int i; |
59 |
|
|
|
60 |
|
|
if (strcasecmp(cpu_type_name, "IA64") != 0) |
61 |
|
|
return 0; |
62 |
|
|
|
63 |
|
|
cpu->memory_rw = ia64_memory_rw; |
64 |
|
|
cpu->update_translation_table = ia64_update_translation_table; |
65 |
dpavlin |
18 |
cpu->invalidate_translation_caches = |
66 |
|
|
ia64_invalidate_translation_caches; |
67 |
dpavlin |
14 |
cpu->invalidate_code_translation = ia64_invalidate_code_translation; |
68 |
|
|
cpu->is_32bit = 0; |
69 |
|
|
|
70 |
|
|
/* Only show name and caches etc for CPU nr 0: */ |
71 |
|
|
if (cpu_id == 0) { |
72 |
|
|
debug("%s", cpu->name); |
73 |
|
|
} |
74 |
|
|
|
75 |
|
|
/* Create the default virtual->physical->host translation: */ |
76 |
|
|
cpu->cd.ia64.vph_default_page = malloc(sizeof(struct ia64_vph_page)); |
77 |
|
|
if (cpu->cd.ia64.vph_default_page == NULL) { |
78 |
|
|
fprintf(stderr, "out of memory in ia64_cpu_new()\n"); |
79 |
|
|
exit(1); |
80 |
|
|
} |
81 |
|
|
memset(cpu->cd.ia64.vph_default_page, 0, sizeof(struct ia64_vph_page)); |
82 |
|
|
for (i=0; i<IA64_LEVEL0; i++) |
83 |
|
|
cpu->cd.ia64.vph_table0[i] = cpu->cd.ia64.vph_table0_kernel[i] |
84 |
|
|
= cpu->cd.ia64.vph_default_page; |
85 |
|
|
|
86 |
|
|
return 1; |
87 |
|
|
} |
88 |
|
|
|
89 |
|
|
|
90 |
|
|
/* |
91 |
|
|
* ia64_cpu_dumpinfo(): |
92 |
|
|
*/ |
93 |
|
|
void ia64_cpu_dumpinfo(struct cpu *cpu) |
94 |
|
|
{ |
95 |
|
|
/* TODO */ |
96 |
|
|
debug("\n"); |
97 |
|
|
} |
98 |
|
|
|
99 |
|
|
|
100 |
|
|
/* |
101 |
|
|
* ia64_cpu_list_available_types(): |
102 |
|
|
* |
103 |
|
|
* Print a list of available IA64 CPU types. |
104 |
|
|
*/ |
105 |
|
|
void ia64_cpu_list_available_types(void) |
106 |
|
|
{ |
107 |
|
|
/* TODO */ |
108 |
|
|
|
109 |
|
|
debug("IA64\n"); |
110 |
|
|
} |
111 |
|
|
|
112 |
|
|
|
113 |
|
|
/* |
114 |
|
|
* ia64_cpu_register_match(): |
115 |
|
|
*/ |
116 |
|
|
void ia64_cpu_register_match(struct machine *m, char *name, |
117 |
|
|
int writeflag, uint64_t *valuep, int *match_register) |
118 |
|
|
{ |
119 |
|
|
int cpunr = 0; |
120 |
|
|
|
121 |
|
|
/* CPU number: */ |
122 |
|
|
|
123 |
|
|
/* TODO */ |
124 |
|
|
|
125 |
|
|
if (strcasecmp(name, "pc") == 0) { |
126 |
|
|
if (writeflag) { |
127 |
|
|
m->cpus[cpunr]->pc = *valuep; |
128 |
|
|
} else |
129 |
|
|
*valuep = m->cpus[cpunr]->pc; |
130 |
|
|
*match_register = 1; |
131 |
|
|
} |
132 |
|
|
|
133 |
|
|
/* TODO */ |
134 |
|
|
} |
135 |
|
|
|
136 |
|
|
|
137 |
|
|
/* |
138 |
|
|
* ia64_cpu_register_dump(): |
139 |
|
|
* |
140 |
|
|
* Dump cpu registers in a relatively readable format. |
141 |
|
|
* |
142 |
|
|
* gprs: set to non-zero to dump GPRs and some special-purpose registers. |
143 |
|
|
* coprocs: set bit 0..3 to dump registers in coproc 0..3. |
144 |
|
|
*/ |
145 |
|
|
void ia64_cpu_register_dump(struct cpu *cpu, int gprs, int coprocs) |
146 |
|
|
{ |
147 |
|
|
char *symbol; |
148 |
|
|
uint64_t offset; |
149 |
|
|
int x = cpu->cpu_id; |
150 |
|
|
|
151 |
|
|
if (gprs) { |
152 |
|
|
symbol = get_symbol_name(&cpu->machine->symbol_context, |
153 |
|
|
cpu->pc, &offset); |
154 |
|
|
debug("cpu%i:\t pc = 0x%016llx", x, (long long)cpu->pc); |
155 |
|
|
debug(" <%s>\n", symbol != NULL? symbol : " no symbol "); |
156 |
|
|
|
157 |
|
|
/* TODO */ |
158 |
|
|
} |
159 |
|
|
} |
160 |
|
|
|
161 |
|
|
|
162 |
|
|
/* |
163 |
|
|
* ia64_cpu_interrupt(): |
164 |
|
|
*/ |
165 |
|
|
int ia64_cpu_interrupt(struct cpu *cpu, uint64_t irq_nr) |
166 |
|
|
{ |
167 |
|
|
fatal("ia64_cpu_interrupt(): TODO\n"); |
168 |
|
|
return 0; |
169 |
|
|
} |
170 |
|
|
|
171 |
|
|
|
172 |
|
|
/* |
173 |
|
|
* ia64_cpu_interrupt_ack(): |
174 |
|
|
*/ |
175 |
|
|
int ia64_cpu_interrupt_ack(struct cpu *cpu, uint64_t irq_nr) |
176 |
|
|
{ |
177 |
|
|
/* fatal("ia64_cpu_interrupt_ack(): TODO\n"); */ |
178 |
|
|
return 0; |
179 |
|
|
} |
180 |
|
|
|
181 |
|
|
|
182 |
|
|
/* |
183 |
|
|
* ia64_cpu_disassemble_instr(): |
184 |
|
|
* |
185 |
|
|
* Convert an instruction word into human readable format, for instruction |
186 |
|
|
* tracing. |
187 |
|
|
* |
188 |
|
|
* If running is 1, cpu->pc should be the address of the instruction. |
189 |
|
|
* |
190 |
|
|
* If running is 0, things that depend on the runtime environment (eg. |
191 |
|
|
* register contents) will not be shown, and addr will be used instead of |
192 |
|
|
* cpu->pc for relative addresses. |
193 |
|
|
*/ |
194 |
|
|
int ia64_cpu_disassemble_instr(struct cpu *cpu, unsigned char *ib, |
195 |
|
|
int running, uint64_t dumpaddr, int bintrans) |
196 |
|
|
{ |
197 |
|
|
uint64_t offset; |
198 |
|
|
char *symbol; |
199 |
|
|
|
200 |
|
|
if (running) |
201 |
|
|
dumpaddr = cpu->pc; |
202 |
|
|
|
203 |
|
|
symbol = get_symbol_name(&cpu->machine->symbol_context, |
204 |
|
|
dumpaddr, &offset); |
205 |
|
|
if (symbol != NULL && offset == 0) |
206 |
|
|
debug("<%s>\n", symbol); |
207 |
|
|
|
208 |
|
|
if (cpu->machine->ncpus > 1 && running) |
209 |
|
|
debug("cpu%i:\t", cpu->cpu_id); |
210 |
|
|
|
211 |
|
|
debug("%016llx: ", (long long)dumpaddr); |
212 |
|
|
|
213 |
|
|
debug("TODO\n"); |
214 |
|
|
|
215 |
|
|
/* iw = ib[0] + (ib[1]<<8) + (ib[2]<<16) + (ib[3]<<24); */ |
216 |
|
|
|
217 |
|
|
return 16; |
218 |
|
|
} |
219 |
|
|
|
220 |
|
|
|
221 |
|
|
#include "tmp_ia64_tail.c" |
222 |
|
|
|