1 |
/* |
2 |
* Copyright (C) 2005-2006 Anders Gavare. All rights reserved. |
3 |
* |
4 |
* Redistribution and use in source and binary forms, with or without |
5 |
* modification, are permitted provided that the following conditions are met: |
6 |
* |
7 |
* 1. Redistributions of source code must retain the above copyright |
8 |
* notice, this list of conditions and the following disclaimer. |
9 |
* 2. Redistributions in binary form must reproduce the above copyright |
10 |
* notice, this list of conditions and the following disclaimer in the |
11 |
* documentation and/or other materials provided with the distribution. |
12 |
* 3. The name of the author may not be used to endorse or promote products |
13 |
* derived from this software without specific prior written permission. |
14 |
* |
15 |
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
16 |
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
17 |
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
18 |
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
19 |
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
20 |
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
21 |
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
22 |
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
23 |
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
24 |
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
25 |
* SUCH DAMAGE. |
26 |
* |
27 |
* |
28 |
* $Id: cpu_avr_instr.c,v 1.6 2006/02/09 22:40:27 debug Exp $ |
29 |
* |
30 |
* Atmel AVR (8-bit) instructions. |
31 |
* |
32 |
* Individual functions should keep track of cpu->n_translated_instrs. |
33 |
* (n_translated_instrs is automatically increased by 1 for each function |
34 |
* call. If no instruction was executed, then it should be decreased. If, say, |
35 |
* 4 instructions were combined into one function and executed, then it should |
36 |
* be increased by 3.) |
37 |
*/ |
38 |
|
39 |
|
40 |
/*****************************************************************************/ |
41 |
|
42 |
|
43 |
/* |
44 |
* nop: Do nothing. |
45 |
*/ |
46 |
X(nop) |
47 |
{ |
48 |
} |
49 |
|
50 |
|
51 |
/* |
52 |
* clX: Clear an sreg bit. |
53 |
*/ |
54 |
X(clc) { cpu->cd.avr.sreg &= ~AVR_SREG_C; } |
55 |
X(clz) { cpu->cd.avr.sreg &= ~AVR_SREG_Z; } |
56 |
X(cln) { cpu->cd.avr.sreg &= ~AVR_SREG_N; } |
57 |
X(clv) { cpu->cd.avr.sreg &= ~AVR_SREG_V; } |
58 |
X(cls) { cpu->cd.avr.sreg &= ~AVR_SREG_S; } |
59 |
X(clh) { cpu->cd.avr.sreg &= ~AVR_SREG_H; } |
60 |
X(clt) { cpu->cd.avr.sreg &= ~AVR_SREG_T; } |
61 |
X(cli) { cpu->cd.avr.sreg &= ~AVR_SREG_I; } |
62 |
|
63 |
|
64 |
/* |
65 |
* ldi: Load immediate. |
66 |
* |
67 |
* arg[0]: ptr to register |
68 |
* arg[1]: byte value |
69 |
*/ |
70 |
X(ldi) |
71 |
{ |
72 |
*(uint8_t *)(ic->arg[0]) = ic->arg[1]; |
73 |
} |
74 |
|
75 |
|
76 |
/* |
77 |
* mov: Copy register. |
78 |
* |
79 |
* arg[0]: ptr to rr |
80 |
* arg[1]: ptr to rd |
81 |
*/ |
82 |
X(mov) |
83 |
{ |
84 |
*(uint8_t *)(ic->arg[1]) = *(uint8_t *)(ic->arg[0]); |
85 |
} |
86 |
|
87 |
|
88 |
/* |
89 |
* rjmp: Relative jump. |
90 |
* |
91 |
* arg[0]: relative offset |
92 |
*/ |
93 |
X(rjmp) |
94 |
{ |
95 |
uint32_t low_pc; |
96 |
|
97 |
cpu->cd.avr.extra_cycles ++; |
98 |
|
99 |
/* Calculate new PC from the next instruction + arg[0] */ |
100 |
low_pc = ((size_t)ic - (size_t)cpu->cd.avr.cur_ic_page) / |
101 |
sizeof(struct avr_instr_call); |
102 |
cpu->pc &= ~((AVR_IC_ENTRIES_PER_PAGE-1) |
103 |
<< AVR_INSTR_ALIGNMENT_SHIFT); |
104 |
cpu->pc += (low_pc << AVR_INSTR_ALIGNMENT_SHIFT); |
105 |
cpu->pc += (int32_t)ic->arg[0]; |
106 |
|
107 |
/* Find the new physical page and update the translation pointers: */ |
108 |
avr_pc_to_pointers(cpu); |
109 |
} |
110 |
|
111 |
|
112 |
/* |
113 |
* rjmp_samepage: Relative jump (to within the same translated page). |
114 |
* |
115 |
* arg[0] = pointer to new avr_instr_call |
116 |
*/ |
117 |
X(rjmp_samepage) |
118 |
{ |
119 |
cpu->cd.avr.extra_cycles ++; |
120 |
cpu->cd.avr.next_ic = (struct avr_instr_call *) ic->arg[0]; |
121 |
} |
122 |
|
123 |
|
124 |
/* |
125 |
* seX: Set an sreg bit. |
126 |
*/ |
127 |
X(sec) { cpu->cd.avr.sreg |= AVR_SREG_C; } |
128 |
X(sez) { cpu->cd.avr.sreg |= AVR_SREG_Z; } |
129 |
X(sen) { cpu->cd.avr.sreg |= AVR_SREG_N; } |
130 |
X(sev) { cpu->cd.avr.sreg |= AVR_SREG_V; } |
131 |
X(ses) { cpu->cd.avr.sreg |= AVR_SREG_S; } |
132 |
X(seh) { cpu->cd.avr.sreg |= AVR_SREG_H; } |
133 |
X(set) { cpu->cd.avr.sreg |= AVR_SREG_T; } |
134 |
X(sei) { cpu->cd.avr.sreg |= AVR_SREG_I; } |
135 |
|
136 |
|
137 |
/* |
138 |
* swap: Swap nibbles. |
139 |
* |
140 |
* arg[0]: ptr to rd |
141 |
*/ |
142 |
X(swap) |
143 |
{ |
144 |
uint8_t x = *(uint8_t *)(ic->arg[0]); |
145 |
*(uint8_t *)(ic->arg[0]) = (x >> 4) | (x << 4); |
146 |
} |
147 |
|
148 |
|
149 |
/*****************************************************************************/ |
150 |
|
151 |
|
152 |
X(end_of_page) |
153 |
{ |
154 |
/* Update the PC: (offset 0, but on the next page) */ |
155 |
cpu->pc &= ~((AVR_IC_ENTRIES_PER_PAGE-1) << 1); |
156 |
cpu->pc += (AVR_IC_ENTRIES_PER_PAGE << 1); |
157 |
|
158 |
/* Find the new physical page and update the translation pointers: */ |
159 |
avr_pc_to_pointers(cpu); |
160 |
|
161 |
/* end_of_page doesn't count as an executed instruction: */ |
162 |
cpu->n_translated_instrs --; |
163 |
} |
164 |
|
165 |
|
166 |
/*****************************************************************************/ |
167 |
|
168 |
|
169 |
/* |
170 |
* avr_combine_instructions(): |
171 |
* |
172 |
* Combine two or more instructions, if possible, into a single function call. |
173 |
*/ |
174 |
void avr_combine_instructions(struct cpu *cpu, struct avr_instr_call *ic, |
175 |
uint32_t addr) |
176 |
{ |
177 |
int n_back; |
178 |
n_back = (addr >> 1) & (AVR_IC_ENTRIES_PER_PAGE-1); |
179 |
|
180 |
if (n_back >= 1) { |
181 |
/* TODO */ |
182 |
} |
183 |
|
184 |
/* TODO: Combine forward as well */ |
185 |
} |
186 |
|
187 |
|
188 |
/*****************************************************************************/ |
189 |
|
190 |
|
191 |
/* |
192 |
* avr_instr_to_be_translated(): |
193 |
* |
194 |
* Translate an instruction word into an avr_instr_call. ic is filled in with |
195 |
* valid data for the translated instruction, or a "nothing" instruction if |
196 |
* there was a translation failure. The newly translated instruction is then |
197 |
* executed. |
198 |
*/ |
199 |
X(to_be_translated) |
200 |
{ |
201 |
int addr, low_pc, rd, rr, main_opcode; |
202 |
#ifdef DYNTRANS_BACKEND |
203 |
int simple = 0; |
204 |
#endif |
205 |
uint16_t iword; |
206 |
unsigned char *page; |
207 |
unsigned char ib[2]; |
208 |
void (*samepage_function)(struct cpu *, struct avr_instr_call *); |
209 |
|
210 |
/* Figure out the (virtual) address of the instruction: */ |
211 |
low_pc = ((size_t)ic - (size_t)cpu->cd.avr.cur_ic_page) |
212 |
/ sizeof(struct avr_instr_call); |
213 |
addr = cpu->pc & ~((AVR_IC_ENTRIES_PER_PAGE-1) << |
214 |
AVR_INSTR_ALIGNMENT_SHIFT); |
215 |
addr += (low_pc << AVR_INSTR_ALIGNMENT_SHIFT); |
216 |
cpu->pc = addr; |
217 |
addr &= ~((1 << AVR_INSTR_ALIGNMENT_SHIFT) - 1); |
218 |
|
219 |
addr &= cpu->cd.avr.pc_mask; |
220 |
|
221 |
/* Read the instruction word from memory: */ |
222 |
page = cpu->cd.avr.host_load[addr >> 12]; |
223 |
|
224 |
if (page != NULL) { |
225 |
/* fatal("TRANSLATION HIT!\n"); */ |
226 |
memcpy(ib, page + (addr & 0xfff), sizeof(ib)); |
227 |
} else { |
228 |
/* fatal("TRANSLATION MISS!\n"); */ |
229 |
if (!cpu->memory_rw(cpu, cpu->mem, addr, ib, |
230 |
sizeof(ib), MEM_READ, CACHE_INSTRUCTION)) { |
231 |
fatal("to_be_translated(): " |
232 |
"read failed: TODO\n"); |
233 |
goto bad; |
234 |
} |
235 |
} |
236 |
|
237 |
iword = *((uint16_t *)&ib[0]); |
238 |
|
239 |
#ifdef HOST_BIG_ENDIAN |
240 |
iword = ((iword & 0xff) << 8) | |
241 |
((iword & 0xff00) >> 8); |
242 |
#endif |
243 |
|
244 |
|
245 |
#define DYNTRANS_TO_BE_TRANSLATED_HEAD |
246 |
#include "cpu_dyntrans.c" |
247 |
#undef DYNTRANS_TO_BE_TRANSLATED_HEAD |
248 |
|
249 |
|
250 |
/* |
251 |
* Translate the instruction: |
252 |
*/ |
253 |
main_opcode = iword >> 12; |
254 |
|
255 |
switch (main_opcode) { |
256 |
|
257 |
case 0x0: |
258 |
if (iword == 0x0000) { |
259 |
ic->f = instr(nop); |
260 |
break; |
261 |
} |
262 |
goto bad; |
263 |
|
264 |
case 0x2: |
265 |
if ((iword & 0xfc00) == 0x2c00) { |
266 |
rd = (iword & 0x1f0) >> 4; |
267 |
rr = ((iword & 0x200) >> 5) | (iword & 0xf); |
268 |
ic->f = instr(mov); |
269 |
ic->arg[0] = (size_t)(&cpu->cd.avr.r[rr]); |
270 |
ic->arg[1] = (size_t)(&cpu->cd.avr.r[rd]); |
271 |
break; |
272 |
} |
273 |
goto bad; |
274 |
|
275 |
case 0x9: |
276 |
if ((iword & 0xfe0f) == 0x9402) { |
277 |
rd = (iword >> 4) & 31; |
278 |
ic->f = instr(swap); |
279 |
ic->arg[0] = (size_t)(&cpu->cd.avr.r[rd]); |
280 |
break; |
281 |
} |
282 |
if ((iword & 0xff8f) == 0x9408) { |
283 |
switch ((iword >> 4) & 7) { |
284 |
case 0: ic->f = instr(sec); break; |
285 |
case 1: ic->f = instr(sez); break; |
286 |
case 2: ic->f = instr(sen); break; |
287 |
case 3: ic->f = instr(sev); break; |
288 |
case 4: ic->f = instr(ses); break; |
289 |
case 5: ic->f = instr(seh); break; |
290 |
case 6: ic->f = instr(set); break; |
291 |
case 7: ic->f = instr(sei); break; |
292 |
} |
293 |
break; |
294 |
} |
295 |
if ((iword & 0xff8f) == 0x9488) { |
296 |
switch ((iword >> 4) & 7) { |
297 |
case 0: ic->f = instr(clc); break; |
298 |
case 1: ic->f = instr(clz); break; |
299 |
case 2: ic->f = instr(cln); break; |
300 |
case 3: ic->f = instr(clv); break; |
301 |
case 4: ic->f = instr(cls); break; |
302 |
case 5: ic->f = instr(clh); break; |
303 |
case 6: ic->f = instr(clt); break; |
304 |
case 7: ic->f = instr(cli); break; |
305 |
} |
306 |
break; |
307 |
} |
308 |
goto bad; |
309 |
|
310 |
case 0xc: |
311 |
ic->f = instr(rjmp); |
312 |
samepage_function = instr(rjmp_samepage); |
313 |
ic->arg[0] = (((int16_t)((iword & 0x0fff) << 4)) >> 3) + 2; |
314 |
/* Special case: branch within the same page: */ |
315 |
{ |
316 |
uint32_t mask_within_page = |
317 |
((AVR_IC_ENTRIES_PER_PAGE-1) << |
318 |
AVR_INSTR_ALIGNMENT_SHIFT) | |
319 |
((1 << AVR_INSTR_ALIGNMENT_SHIFT) - 1); |
320 |
uint32_t old_pc = addr; |
321 |
uint32_t new_pc = old_pc + (int32_t)ic->arg[0]; |
322 |
if ((old_pc & ~mask_within_page) == |
323 |
(new_pc & ~mask_within_page)) { |
324 |
ic->f = samepage_function; |
325 |
ic->arg[0] = (size_t) ( |
326 |
cpu->cd.avr.cur_ic_page + |
327 |
((new_pc & mask_within_page) >> |
328 |
AVR_INSTR_ALIGNMENT_SHIFT)); |
329 |
} |
330 |
} |
331 |
break; |
332 |
|
333 |
case 0xe: |
334 |
rd = ((iword >> 4) & 0xf) + 16; |
335 |
ic->f = instr(ldi); |
336 |
ic->arg[0] = (size_t)(&cpu->cd.avr.r[rd]); |
337 |
ic->arg[1] = ((iword >> 4) & 0xf0) | (iword & 0xf); |
338 |
break; |
339 |
|
340 |
default:goto bad; |
341 |
} |
342 |
|
343 |
|
344 |
#define DYNTRANS_TO_BE_TRANSLATED_TAIL |
345 |
#include "cpu_dyntrans.c" |
346 |
#undef DYNTRANS_TO_BE_TRANSLATED_TAIL |
347 |
} |
348 |
|