1 |
/* |
2 |
* Cisco router simulation platform. |
3 |
* Copyright (c) 2005,2006 Christophe Fillot (cf@utc.fr) |
4 |
*/ |
5 |
|
6 |
#ifndef __MIPS64_X86_TRANS_H__ |
7 |
#define __MIPS64_X86_TRANS_H__ |
8 |
|
9 |
#include "utils.h" |
10 |
#include "x86-codegen.h" |
11 |
#include "cpu.h" |
12 |
#include "mips64_exec.h" |
13 |
#include "dynamips.h" |
14 |
|
15 |
#define JIT_SUPPORT 1 |
16 |
|
17 |
/* Manipulate bitmasks atomically */ |
18 |
static forced_inline void atomic_or(m_uint32_t *v,m_uint32_t m) |
19 |
{ |
20 |
__asm__ __volatile__("lock; orl %1,%0":"=m"(*v):"ir"(m),"m"(*v)); |
21 |
} |
22 |
|
23 |
static forced_inline void atomic_and(m_uint32_t *v,m_uint32_t m) |
24 |
{ |
25 |
__asm__ __volatile__("lock; andl %1,%0":"=m"(*v):"ir"(m),"m"(*v)); |
26 |
} |
27 |
|
28 |
/* Wrappers to x86-codegen functions */ |
29 |
#define mips64_jit_tcb_set_patch x86_patch |
30 |
#define mips64_jit_tcb_set_jump x86_jump_code |
31 |
|
32 |
/* MIPS instruction array */ |
33 |
extern struct mips64_insn_tag mips64_insn_tags[]; |
34 |
|
35 |
/* Push epilog for an x86 instruction block */ |
36 |
static forced_inline void mips64_jit_tcb_push_epilog(mips64_jit_tcb_t *block) |
37 |
{ |
38 |
x86_ret(block->jit_ptr); |
39 |
} |
40 |
|
41 |
/* Execute JIT code */ |
42 |
static forced_inline |
43 |
void mips64_jit_tcb_exec(cpu_mips_t *cpu,mips64_jit_tcb_t *block) |
44 |
{ |
45 |
insn_tblock_fptr jit_code; |
46 |
m_uint32_t offset; |
47 |
|
48 |
offset = (cpu->pc & MIPS_MIN_PAGE_IMASK) >> 2; |
49 |
jit_code = (insn_tblock_fptr)block->jit_insn_ptr[offset]; |
50 |
|
51 |
if (unlikely(!jit_code)) { |
52 |
mips64_exec_single_step(cpu,vmtoh32(block->mips_code[offset])); |
53 |
return; |
54 |
} |
55 |
|
56 |
asm volatile ("movl %0,%%edi"::"r"(cpu): |
57 |
"esi","edi","eax","ebx","ecx","edx"); |
58 |
jit_code(); |
59 |
} |
60 |
|
61 |
#endif |