/[dynamips]/upstream/dynamips-0.2.7-RC2/dev_c7200.h
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Diff of /upstream/dynamips-0.2.7-RC2/dev_c7200.h

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

upstream/dynamips-0.2.7-RC1/dev_c7200.h revision 7 by dpavlin, Sat Oct 6 16:23:47 2007 UTC upstream/dynamips-0.2.7-RC2/dev_c7200.h revision 8 by dpavlin, Sat Oct 6 16:24:54 2007 UTC
# Line 28  Line 28 
28  #include "net.h"  #include "net.h"
29  #include "device.h"  #include "device.h"
30  #include "pci_dev.h"  #include "pci_dev.h"
31  #include "nmc93c46.h"  #include "nmc93cX6.h"
32  #include "dev_mv64460.h"  #include "dev_mv64460.h"
33  #include "net_io.h"  #include "net_io.h"
34  #include "vm.h"  #include "vm.h"
# Line 66  Line 66 
66  /* C7200 Error/OIR Interrupt */  /* C7200 Error/OIR Interrupt */
67  #define C7200_OIR_IRQ    6  #define C7200_OIR_IRQ    6
68    
69    /* Network IRQ */
70    #define C7200_NETIO_IRQ_BASE       32
71    #define C7200_NETIO_IRQ_PORT_BITS  3
72    #define C7200_NETIO_IRQ_PORT_MASK  ((1 << C7200_NETIO_IRQ_PORT_BITS) - 1)
73    #define C7200_NETIO_IRQ_PER_SLOT   (1 << C7200_NETIO_IRQ_PORT_BITS)
74    #define C7200_NETIO_IRQ_END        \
75        (C7200_NETIO_IRQ_BASE + (C7200_MAX_PA_BAYS * C7200_NETIO_IRQ_PER_SLOT) - 1)
76    
77  /* C7200 base ram limit (256 Mb) */  /* C7200 base ram limit (256 Mb) */
78  #define C7200_BASE_RAM_LIMIT  256  #define C7200_BASE_RAM_LIMIT  256
79    
# Line 194  struct c7200_router { Line 202  struct c7200_router {
202     /* MV64460 device for NPE-G2 */     /* MV64460 device for NPE-G2 */
203     struct mv64460_data *mv64460_sysctr;     struct mv64460_data *mv64460_sysctr;
204    
205       /* Midplane FPGA */
206       struct c7200_mpfpga_data *mpfpga_data;
207    
208     /* NPE and PA information */     /* NPE and PA information */
209     struct c7200_npe_driver *npe_driver;     struct c7200_npe_driver *npe_driver;
210     struct c7200_pa_bay pa_bay[C7200_MAX_PA_BAYS];     struct c7200_pa_bay pa_bay[C7200_MAX_PA_BAYS];
# Line 206  struct c7200_router { Line 217  struct c7200_router {
217     /* Midplane EEPROM can be modified to change the chassis MAC address... */     /* Midplane EEPROM can be modified to change the chassis MAC address... */
218     struct cisco_eeprom cpu_eeprom,mp_eeprom,pem_eeprom;     struct cisco_eeprom cpu_eeprom,mp_eeprom,pem_eeprom;
219    
220     struct nmc93c46_group sys_eeprom_g1;    /* EEPROMs for CPU and Midplane */     struct nmc93cX6_group sys_eeprom_g1;    /* EEPROMs for CPU and Midplane */
221     struct nmc93c46_group sys_eeprom_g2;    /* EEPROM for PEM */     struct nmc93cX6_group sys_eeprom_g2;    /* EEPROM for PEM */
222     struct nmc93c46_group pa_eeprom_g1;     /* EEPROMs for bays 0, 1, 3, 4 */     struct nmc93cX6_group pa_eeprom_g1;     /* EEPROMs for bays 0, 1, 3, 4 */
223     struct nmc93c46_group pa_eeprom_g2;     /* EEPROMs for bays 2, 5, 6 */     struct nmc93cX6_group pa_eeprom_g2;     /* EEPROMs for bays 2, 5, 6 */
224  };  };
225    
226  /* Initialize EEPROM groups */  /* Initialize EEPROM groups */
# Line 230  void c7200_save_config(c7200_t *router,F Line 241  void c7200_save_config(c7200_t *router,F
241  /* Save configurations of all C7200 instances */  /* Save configurations of all C7200 instances */
242  void c7200_save_config_all(FILE *fd);  void c7200_save_config_all(FILE *fd);
243    
244    /* Get network IRQ for specified slot/port */
245    u_int c7200_net_irq_for_slot_port(u_int slot,u_int port);
246    
247  /* Set PA EEPROM definition */  /* Set PA EEPROM definition */
248  int c7200_pa_set_eeprom(c7200_t *router,u_int pa_bay,  int c7200_pa_set_eeprom(c7200_t *router,u_int pa_bay,
249                          const struct cisco_eeprom *eeprom);                          const struct cisco_eeprom *eeprom);
# Line 344  int c7200_pa_stop_online(c7200_t *router Line 358  int c7200_pa_stop_online(c7200_t *router
358  /* dev_c7200_iofpga_init() */  /* dev_c7200_iofpga_init() */
359  int dev_c7200_iofpga_init(c7200_t *router,m_uint64_t paddr,m_uint32_t len);  int dev_c7200_iofpga_init(c7200_t *router,m_uint64_t paddr,m_uint32_t len);
360    
 /* dev_mpfpga_init() */  
 int dev_c7200_mpfpga_init(c7200_t *router,m_uint64_t paddr,m_uint32_t len);  
   
361  /* PA drivers */  /* PA drivers */
362  extern struct c7200_pa_driver dev_c7200_iocard_fe_driver;  extern struct c7200_pa_driver dev_c7200_iocard_fe_driver;
363  extern struct c7200_pa_driver dev_c7200_iocard_2fe_driver;  extern struct c7200_pa_driver dev_c7200_iocard_2fe_driver;

Legend:
Removed from v.7  
changed lines
  Added in v.8

  ViewVC Help
Powered by ViewVC 1.1.26